Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0-or-later */
0002 /*
0003  *  IDT RC32434 specific CPU feature overrides
0004  *
0005  *  Copyright (C) 2008 Florian Fainelli <florian@openwrt.org>
0006  *
0007  *  This file was derived from: include/asm-mips/cpu-features.h
0008  *  Copyright (C) 2003, 2004 Ralf Baechle
0009  *  Copyright (C) 2004 Maciej W. Rozycki
0010  */
0011 #ifndef __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H
0012 #define __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H
0013 
0014 /*
0015  * The IDT RC32434 SOC has a built-in MIPS 4Kc core.
0016  */
0017 #define cpu_has_tlb         1
0018 #define cpu_has_4kex            1
0019 #define cpu_has_3k_cache        0
0020 #define cpu_has_4k_cache        1
0021 #define cpu_has_sb1_cache       0
0022 #define cpu_has_fpu         0
0023 #define cpu_has_32fpr           0
0024 #define cpu_has_counter         1
0025 #define cpu_has_watch           1
0026 #define cpu_has_divec           1
0027 #define cpu_has_vce         0
0028 #define cpu_has_cache_cdex_p        0
0029 #define cpu_has_cache_cdex_s        0
0030 #define cpu_has_prefetch        1
0031 #define cpu_has_mcheck          1
0032 #define cpu_has_ejtag           1
0033 #define cpu_has_llsc            1
0034 
0035 #define cpu_has_mips16          0
0036 #define cpu_has_mips16e2        0
0037 #define cpu_has_mdmx            0
0038 #define cpu_has_mips3d          0
0039 #define cpu_has_smartmips       0
0040 
0041 #define cpu_has_vtag_icache     0
0042 
0043 #define cpu_has_mips32r1        1
0044 #define cpu_has_mips32r2        0
0045 #define cpu_has_mips64r1        0
0046 #define cpu_has_mips64r2        0
0047 
0048 #define cpu_has_dsp         0
0049 #define cpu_has_dsp2            0
0050 #define cpu_has_mipsmt          0
0051 
0052 /* #define cpu_has_nofpuex      ? */
0053 #define cpu_has_64bits          0
0054 #define cpu_has_64bit_zero_reg      0
0055 #define cpu_has_64bit_gp_regs       0
0056 
0057 #define cpu_has_inclusive_pcaches   0
0058 
0059 #define cpu_dcache_line_size()      16
0060 #define cpu_icache_line_size()      16
0061 
0062 #endif /* __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H */