![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-or-later */ 0002 /* 0003 * Copyright (c) 2014 Zhang, Keguang <keguang.zhang@gmail.com> 0004 * 0005 * Loongson 1 PWM Register Definitions. 0006 */ 0007 0008 #ifndef __ASM_MACH_LOONGSON32_REGS_PWM_H 0009 #define __ASM_MACH_LOONGSON32_REGS_PWM_H 0010 0011 /* Loongson 1 PWM Timer Register Definitions */ 0012 #define PWM_CNT 0x0 0013 #define PWM_HRC 0x4 0014 #define PWM_LRC 0x8 0015 #define PWM_CTRL 0xc 0016 0017 /* PWM Control Register Bits */ 0018 #define CNT_RST BIT(7) 0019 #define INT_SR BIT(6) 0020 #define INT_EN BIT(5) 0021 #define PWM_SINGLE BIT(4) 0022 #define PWM_OE BIT(3) 0023 #define CNT_EN BIT(0) 0024 0025 #endif /* __ASM_MACH_LOONGSON32_REGS_PWM_H */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |