Back to home page

OSCL-LXR

 
 

    


0001 /*
0002  * This file is subject to the terms and conditions of the GNU General Public
0003  * License.  See the file "COPYING" in the main directory of this archive
0004  * for more details.
0005  *
0006  * Copyright (C) 2006, 07 Ralf Baechle (ralf@linux-mips.org)
0007  */
0008 #ifndef __ASM_COBALT_CPU_FEATURE_OVERRIDES_H
0009 #define __ASM_COBALT_CPU_FEATURE_OVERRIDES_H
0010 
0011 
0012 #define cpu_has_tlb     1
0013 #define cpu_has_4kex        1
0014 #define cpu_has_3k_cache    0
0015 #define cpu_has_4k_cache    1
0016 #define cpu_has_32fpr       1
0017 #define cpu_has_counter     1
0018 #define cpu_has_watch       0
0019 #define cpu_has_divec       1
0020 #define cpu_has_vce     0
0021 #define cpu_has_cache_cdex_p    0
0022 #define cpu_has_cache_cdex_s    0
0023 #define cpu_has_prefetch    0
0024 #define cpu_has_mcheck      0
0025 #define cpu_has_ejtag       0
0026 
0027 #define cpu_has_inclusive_pcaches   0
0028 #define cpu_dcache_line_size()  32
0029 #define cpu_icache_line_size()  32
0030 #define cpu_scache_line_size()  0
0031 
0032 #ifdef CONFIG_64BIT
0033 #define cpu_has_llsc        0
0034 #else
0035 #define cpu_has_llsc        1
0036 #endif
0037 
0038 #define cpu_has_mips16      0
0039 #define cpu_has_mips16e2    0
0040 #define cpu_has_mdmx        0
0041 #define cpu_has_mips3d      0
0042 #define cpu_has_smartmips   0
0043 #define cpu_has_vtag_icache 0
0044 #define cpu_has_ic_fills_f_dc   0
0045 #define cpu_icache_snoops_remote_store  0
0046 #define cpu_has_dsp     0
0047 #define cpu_has_dsp2        0
0048 #define cpu_has_mipsmt      0
0049 #define cpu_has_userlocal   0
0050 
0051 #define cpu_has_mips32r1    0
0052 #define cpu_has_mips32r2    0
0053 #define cpu_has_mips64r1    0
0054 #define cpu_has_mips64r2    0
0055 
0056 #endif /* __ASM_COBALT_CPU_FEATURE_OVERRIDES_H */