0001
0002
0003
0004
0005
0006
0007
0008
0009
0010 #include <linux/arm_sdei.h>
0011 #include <linux/sched.h>
0012 #include <linux/kexec.h>
0013 #include <linux/mm.h>
0014 #include <linux/dma-mapping.h>
0015 #include <linux/kvm_host.h>
0016 #include <linux/preempt.h>
0017 #include <linux/suspend.h>
0018 #include <asm/cpufeature.h>
0019 #include <asm/fixmap.h>
0020 #include <asm/thread_info.h>
0021 #include <asm/memory.h>
0022 #include <asm/signal32.h>
0023 #include <asm/smp_plat.h>
0024 #include <asm/suspend.h>
0025 #include <linux/kbuild.h>
0026 #include <linux/arm-smccc.h>
0027
0028 int main(void)
0029 {
0030 DEFINE(TSK_ACTIVE_MM, offsetof(struct task_struct, active_mm));
0031 BLANK();
0032 DEFINE(TSK_TI_CPU, offsetof(struct task_struct, thread_info.cpu));
0033 DEFINE(TSK_TI_FLAGS, offsetof(struct task_struct, thread_info.flags));
0034 DEFINE(TSK_TI_PREEMPT, offsetof(struct task_struct, thread_info.preempt_count));
0035 #ifdef CONFIG_ARM64_SW_TTBR0_PAN
0036 DEFINE(TSK_TI_TTBR0, offsetof(struct task_struct, thread_info.ttbr0));
0037 #endif
0038 #ifdef CONFIG_SHADOW_CALL_STACK
0039 DEFINE(TSK_TI_SCS_BASE, offsetof(struct task_struct, thread_info.scs_base));
0040 DEFINE(TSK_TI_SCS_SP, offsetof(struct task_struct, thread_info.scs_sp));
0041 #endif
0042 DEFINE(TSK_STACK, offsetof(struct task_struct, stack));
0043 #ifdef CONFIG_STACKPROTECTOR
0044 DEFINE(TSK_STACK_CANARY, offsetof(struct task_struct, stack_canary));
0045 #endif
0046 BLANK();
0047 DEFINE(THREAD_CPU_CONTEXT, offsetof(struct task_struct, thread.cpu_context));
0048 DEFINE(THREAD_SCTLR_USER, offsetof(struct task_struct, thread.sctlr_user));
0049 #ifdef CONFIG_ARM64_PTR_AUTH
0050 DEFINE(THREAD_KEYS_USER, offsetof(struct task_struct, thread.keys_user));
0051 #endif
0052 #ifdef CONFIG_ARM64_PTR_AUTH_KERNEL
0053 DEFINE(THREAD_KEYS_KERNEL, offsetof(struct task_struct, thread.keys_kernel));
0054 #endif
0055 #ifdef CONFIG_ARM64_MTE
0056 DEFINE(THREAD_MTE_CTRL, offsetof(struct task_struct, thread.mte_ctrl));
0057 #endif
0058 BLANK();
0059 DEFINE(S_X0, offsetof(struct pt_regs, regs[0]));
0060 DEFINE(S_X2, offsetof(struct pt_regs, regs[2]));
0061 DEFINE(S_X4, offsetof(struct pt_regs, regs[4]));
0062 DEFINE(S_X6, offsetof(struct pt_regs, regs[6]));
0063 DEFINE(S_X8, offsetof(struct pt_regs, regs[8]));
0064 DEFINE(S_X10, offsetof(struct pt_regs, regs[10]));
0065 DEFINE(S_X12, offsetof(struct pt_regs, regs[12]));
0066 DEFINE(S_X14, offsetof(struct pt_regs, regs[14]));
0067 DEFINE(S_X16, offsetof(struct pt_regs, regs[16]));
0068 DEFINE(S_X18, offsetof(struct pt_regs, regs[18]));
0069 DEFINE(S_X20, offsetof(struct pt_regs, regs[20]));
0070 DEFINE(S_X22, offsetof(struct pt_regs, regs[22]));
0071 DEFINE(S_X24, offsetof(struct pt_regs, regs[24]));
0072 DEFINE(S_X26, offsetof(struct pt_regs, regs[26]));
0073 DEFINE(S_X28, offsetof(struct pt_regs, regs[28]));
0074 DEFINE(S_FP, offsetof(struct pt_regs, regs[29]));
0075 DEFINE(S_LR, offsetof(struct pt_regs, regs[30]));
0076 DEFINE(S_SP, offsetof(struct pt_regs, sp));
0077 DEFINE(S_PSTATE, offsetof(struct pt_regs, pstate));
0078 DEFINE(S_PC, offsetof(struct pt_regs, pc));
0079 DEFINE(S_SYSCALLNO, offsetof(struct pt_regs, syscallno));
0080 DEFINE(S_SDEI_TTBR1, offsetof(struct pt_regs, sdei_ttbr1));
0081 DEFINE(S_PMR_SAVE, offsetof(struct pt_regs, pmr_save));
0082 DEFINE(S_STACKFRAME, offsetof(struct pt_regs, stackframe));
0083 DEFINE(PT_REGS_SIZE, sizeof(struct pt_regs));
0084 BLANK();
0085 #ifdef CONFIG_COMPAT
0086 DEFINE(COMPAT_SIGFRAME_REGS_OFFSET, offsetof(struct compat_sigframe, uc.uc_mcontext.arm_r0));
0087 DEFINE(COMPAT_RT_SIGFRAME_REGS_OFFSET, offsetof(struct compat_rt_sigframe, sig.uc.uc_mcontext.arm_r0));
0088 BLANK();
0089 #endif
0090 DEFINE(MM_CONTEXT_ID, offsetof(struct mm_struct, context.id.counter));
0091 BLANK();
0092 DEFINE(VMA_VM_MM, offsetof(struct vm_area_struct, vm_mm));
0093 DEFINE(VMA_VM_FLAGS, offsetof(struct vm_area_struct, vm_flags));
0094 BLANK();
0095 DEFINE(VM_EXEC, VM_EXEC);
0096 BLANK();
0097 DEFINE(PAGE_SZ, PAGE_SIZE);
0098 BLANK();
0099 DEFINE(DMA_TO_DEVICE, DMA_TO_DEVICE);
0100 DEFINE(DMA_FROM_DEVICE, DMA_FROM_DEVICE);
0101 BLANK();
0102 DEFINE(PREEMPT_DISABLE_OFFSET, PREEMPT_DISABLE_OFFSET);
0103 DEFINE(SOFTIRQ_SHIFT, SOFTIRQ_SHIFT);
0104 DEFINE(IRQ_CPUSTAT_SOFTIRQ_PENDING, offsetof(irq_cpustat_t, __softirq_pending));
0105 BLANK();
0106 DEFINE(CPU_BOOT_TASK, offsetof(struct secondary_data, task));
0107 BLANK();
0108 DEFINE(FTR_OVR_VAL_OFFSET, offsetof(struct arm64_ftr_override, val));
0109 DEFINE(FTR_OVR_MASK_OFFSET, offsetof(struct arm64_ftr_override, mask));
0110 BLANK();
0111 #ifdef CONFIG_KVM
0112 DEFINE(VCPU_CONTEXT, offsetof(struct kvm_vcpu, arch.ctxt));
0113 DEFINE(VCPU_FAULT_DISR, offsetof(struct kvm_vcpu, arch.fault.disr_el1));
0114 DEFINE(VCPU_HCR_EL2, offsetof(struct kvm_vcpu, arch.hcr_el2));
0115 DEFINE(CPU_USER_PT_REGS, offsetof(struct kvm_cpu_context, regs));
0116 DEFINE(CPU_RGSR_EL1, offsetof(struct kvm_cpu_context, sys_regs[RGSR_EL1]));
0117 DEFINE(CPU_GCR_EL1, offsetof(struct kvm_cpu_context, sys_regs[GCR_EL1]));
0118 DEFINE(CPU_APIAKEYLO_EL1, offsetof(struct kvm_cpu_context, sys_regs[APIAKEYLO_EL1]));
0119 DEFINE(CPU_APIBKEYLO_EL1, offsetof(struct kvm_cpu_context, sys_regs[APIBKEYLO_EL1]));
0120 DEFINE(CPU_APDAKEYLO_EL1, offsetof(struct kvm_cpu_context, sys_regs[APDAKEYLO_EL1]));
0121 DEFINE(CPU_APDBKEYLO_EL1, offsetof(struct kvm_cpu_context, sys_regs[APDBKEYLO_EL1]));
0122 DEFINE(CPU_APGAKEYLO_EL1, offsetof(struct kvm_cpu_context, sys_regs[APGAKEYLO_EL1]));
0123 DEFINE(HOST_CONTEXT_VCPU, offsetof(struct kvm_cpu_context, __hyp_running_vcpu));
0124 DEFINE(HOST_DATA_CONTEXT, offsetof(struct kvm_host_data, host_ctxt));
0125 DEFINE(NVHE_INIT_MAIR_EL2, offsetof(struct kvm_nvhe_init_params, mair_el2));
0126 DEFINE(NVHE_INIT_TCR_EL2, offsetof(struct kvm_nvhe_init_params, tcr_el2));
0127 DEFINE(NVHE_INIT_TPIDR_EL2, offsetof(struct kvm_nvhe_init_params, tpidr_el2));
0128 DEFINE(NVHE_INIT_STACK_HYP_VA, offsetof(struct kvm_nvhe_init_params, stack_hyp_va));
0129 DEFINE(NVHE_INIT_PGD_PA, offsetof(struct kvm_nvhe_init_params, pgd_pa));
0130 DEFINE(NVHE_INIT_HCR_EL2, offsetof(struct kvm_nvhe_init_params, hcr_el2));
0131 DEFINE(NVHE_INIT_VTTBR, offsetof(struct kvm_nvhe_init_params, vttbr));
0132 DEFINE(NVHE_INIT_VTCR, offsetof(struct kvm_nvhe_init_params, vtcr));
0133 #endif
0134 #ifdef CONFIG_CPU_PM
0135 DEFINE(CPU_CTX_SP, offsetof(struct cpu_suspend_ctx, sp));
0136 DEFINE(MPIDR_HASH_MASK, offsetof(struct mpidr_hash, mask));
0137 DEFINE(MPIDR_HASH_SHIFTS, offsetof(struct mpidr_hash, shift_aff));
0138 DEFINE(SLEEP_STACK_DATA_SYSTEM_REGS, offsetof(struct sleep_stack_data, system_regs));
0139 DEFINE(SLEEP_STACK_DATA_CALLEE_REGS, offsetof(struct sleep_stack_data, callee_saved_regs));
0140 #endif
0141 DEFINE(ARM_SMCCC_RES_X0_OFFS, offsetof(struct arm_smccc_res, a0));
0142 DEFINE(ARM_SMCCC_RES_X2_OFFS, offsetof(struct arm_smccc_res, a2));
0143 DEFINE(ARM_SMCCC_QUIRK_ID_OFFS, offsetof(struct arm_smccc_quirk, id));
0144 DEFINE(ARM_SMCCC_QUIRK_STATE_OFFS, offsetof(struct arm_smccc_quirk, state));
0145 DEFINE(ARM_SMCCC_1_2_REGS_X0_OFFS, offsetof(struct arm_smccc_1_2_regs, a0));
0146 DEFINE(ARM_SMCCC_1_2_REGS_X2_OFFS, offsetof(struct arm_smccc_1_2_regs, a2));
0147 DEFINE(ARM_SMCCC_1_2_REGS_X4_OFFS, offsetof(struct arm_smccc_1_2_regs, a4));
0148 DEFINE(ARM_SMCCC_1_2_REGS_X6_OFFS, offsetof(struct arm_smccc_1_2_regs, a6));
0149 DEFINE(ARM_SMCCC_1_2_REGS_X8_OFFS, offsetof(struct arm_smccc_1_2_regs, a8));
0150 DEFINE(ARM_SMCCC_1_2_REGS_X10_OFFS, offsetof(struct arm_smccc_1_2_regs, a10));
0151 DEFINE(ARM_SMCCC_1_2_REGS_X12_OFFS, offsetof(struct arm_smccc_1_2_regs, a12));
0152 DEFINE(ARM_SMCCC_1_2_REGS_X14_OFFS, offsetof(struct arm_smccc_1_2_regs, a14));
0153 DEFINE(ARM_SMCCC_1_2_REGS_X16_OFFS, offsetof(struct arm_smccc_1_2_regs, a16));
0154 BLANK();
0155 DEFINE(HIBERN_PBE_ORIG, offsetof(struct pbe, orig_address));
0156 DEFINE(HIBERN_PBE_ADDR, offsetof(struct pbe, address));
0157 DEFINE(HIBERN_PBE_NEXT, offsetof(struct pbe, next));
0158 DEFINE(ARM64_FTR_SYSVAL, offsetof(struct arm64_ftr_reg, sys_val));
0159 BLANK();
0160 #ifdef CONFIG_UNMAP_KERNEL_AT_EL0
0161 DEFINE(TRAMP_VALIAS, TRAMP_VALIAS);
0162 #endif
0163 #ifdef CONFIG_ARM_SDE_INTERFACE
0164 DEFINE(SDEI_EVENT_INTREGS, offsetof(struct sdei_registered_event, interrupted_regs));
0165 DEFINE(SDEI_EVENT_PRIORITY, offsetof(struct sdei_registered_event, priority));
0166 #endif
0167 #ifdef CONFIG_ARM64_PTR_AUTH
0168 DEFINE(PTRAUTH_USER_KEY_APIA, offsetof(struct ptrauth_keys_user, apia));
0169 #ifdef CONFIG_ARM64_PTR_AUTH_KERNEL
0170 DEFINE(PTRAUTH_KERNEL_KEY_APIA, offsetof(struct ptrauth_keys_kernel, apia));
0171 #endif
0172 BLANK();
0173 #endif
0174 #ifdef CONFIG_KEXEC_CORE
0175 DEFINE(KIMAGE_ARCH_DTB_MEM, offsetof(struct kimage, arch.dtb_mem));
0176 DEFINE(KIMAGE_ARCH_EL2_VECTORS, offsetof(struct kimage, arch.el2_vectors));
0177 DEFINE(KIMAGE_ARCH_ZERO_PAGE, offsetof(struct kimage, arch.zero_page));
0178 DEFINE(KIMAGE_ARCH_PHYS_OFFSET, offsetof(struct kimage, arch.phys_offset));
0179 DEFINE(KIMAGE_ARCH_TTBR1, offsetof(struct kimage, arch.ttbr1));
0180 DEFINE(KIMAGE_HEAD, offsetof(struct kimage, head));
0181 DEFINE(KIMAGE_START, offsetof(struct kimage, start));
0182 BLANK();
0183 #endif
0184 return 0;
0185 }