0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011 #ifndef __MACH_S3C64XX_REGS_MODEM_H
0012 #define __MACH_S3C64XX_REGS_MODEM_H __FILE__
0013
0014 #define S3C64XX_MODEMREG(x) (S3C64XX_VA_MODEM + (x))
0015
0016 #define S3C64XX_MODEM_INT2AP S3C64XX_MODEMREG(0x0)
0017 #define S3C64XX_MODEM_INT2MODEM S3C64XX_MODEMREG(0x4)
0018 #define S3C64XX_MODEM_MIFCON S3C64XX_MODEMREG(0x8)
0019 #define S3C64XX_MODEM_MIFPCON S3C64XX_MODEMREG(0xC)
0020 #define S3C64XX_MODEM_INTCLR S3C64XX_MODEMREG(0x10)
0021 #define S3C64XX_MODEM_DMA_TXADDR S3C64XX_MODEMREG(0x14)
0022 #define S3C64XX_MODEM_DMA_RXADDR S3C64XX_MODEMREG(0x18)
0023
0024 #define MIFPCON_INT2M_LEVEL (1 << 4)
0025 #define MIFPCON_LCD_BYPASS (1 << 3)
0026
0027 #endif