Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /*
0003  *  Author: Nicolas Pitre
0004  *  Created:    Jun 15, 2001
0005  *  Copyright:  MontaVista Software Inc.
0006  */
0007 #ifndef __ASM_MACH_PXA_REGS_H
0008 #define __ASM_MACH_PXA_REGS_H
0009 
0010 /*
0011  * Workarounds for at least 2 errata so far require this.
0012  * The mapping is set in mach-pxa/generic.c.
0013  */
0014 #define UNCACHED_PHYS_0     0xfe000000
0015 #define UNCACHED_PHYS_0_SIZE    0x00100000
0016 
0017 /*
0018  * Intel PXA2xx internal register mapping:
0019  *
0020  * 0x40000000 - 0x41ffffff <--> 0xf2000000 - 0xf3ffffff
0021  * 0x44000000 - 0x45ffffff <--> 0xf4000000 - 0xf5ffffff
0022  * 0x48000000 - 0x49ffffff <--> 0xf6000000 - 0xf7ffffff
0023  * 0x4c000000 - 0x4dffffff <--> 0xf8000000 - 0xf9ffffff
0024  * 0x50000000 - 0x51ffffff <--> 0xfa000000 - 0xfbffffff
0025  * 0x54000000 - 0x55ffffff <--> 0xfc000000 - 0xfdffffff
0026  * 0x58000000 - 0x59ffffff <--> 0xfe000000 - 0xffffffff
0027  *
0028  * Note that not all PXA2xx chips implement all those addresses, and the
0029  * kernel only maps the minimum needed range of this mapping.
0030  */
0031 #define io_v2p(x) (0x3c000000 + ((x) & 0x01ffffff) + (((x) & 0x0e000000) << 1))
0032 #define io_p2v(x) IOMEM(0xf2000000 + ((x) & 0x01ffffff) + (((x) & 0x1c000000) >> 1))
0033 
0034 #ifndef __ASSEMBLY__
0035 # define __REG(x)   (*((volatile u32 __iomem *)io_p2v(x)))
0036 
0037 /* With indexed regs we don't want to feed the index through io_p2v()
0038    especially if it is a variable, otherwise horrible code will result. */
0039 # define __REG2(x,y)    \
0040     (*(volatile u32 __iomem*)((u32)&__REG(x) + (y)))
0041 
0042 # define __PREG(x)  (io_v2p((u32)&(x)))
0043 
0044 #else
0045 
0046 # define __REG(x)   io_p2v(x)
0047 # define __PREG(x)  io_v2p(x)
0048 
0049 #endif
0050 
0051 
0052 #endif