OSCL-LXR |
|
|
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 /* 0003 * Copyright (C) 2013 Ma Haijun <mahaijuns@gmail.com> 0004 * Copyright (c) 2003 ARM Limited 0005 * All Rights Reserved 0006 */ 0007 #include <linux/linkage.h> 0008 #include <linux/init.h> 0009 0010 __INIT 0011 0012 /* 0013 * OX820 specific entry point for secondary CPUs. 0014 */ 0015 ENTRY(ox820_secondary_startup) 0016 mov r4, #0 0017 /* invalidate both caches and branch target cache */ 0018 mcr p15, 0, r4, c7, c7, 0 0019 /* 0020 * we've been released from the holding pen: secondary_stack 0021 * should now contain the SVC stack for this core 0022 */ 0023 b secondary_startup
| [ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
|
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
|