Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-only
0002 /*
0003  * OMAP3 Voltage Controller (VC) data
0004  *
0005  * Copyright (C) 2007, 2010 Texas Instruments, Inc.
0006  * Rajendra Nayak <rnayak@ti.com>
0007  * Lesly A M <x0080970@ti.com>
0008  * Thara Gopinath <thara@ti.com>
0009  *
0010  * Copyright (C) 2008, 2011 Nokia Corporation
0011  * Kalle Jokiniemi
0012  * Paul Walmsley
0013  */
0014 #include <linux/io.h>
0015 #include <linux/err.h>
0016 #include <linux/init.h>
0017 
0018 #include "common.h"
0019 
0020 #include "prm-regbits-34xx.h"
0021 #include "voltage.h"
0022 
0023 #include "vc.h"
0024 
0025 /*
0026  * VC data common to 34xx/36xx chips
0027  * XXX This stuff presumably belongs in the vc3xxx.c or vc.c file.
0028  */
0029 static struct omap_vc_common omap3_vc_common = {
0030     .bypass_val_reg  = OMAP3_PRM_VC_BYPASS_VAL_OFFSET,
0031     .data_shift  = OMAP3430_DATA_SHIFT,
0032     .slaveaddr_shift = OMAP3430_SLAVEADDR_SHIFT,
0033     .regaddr_shift   = OMAP3430_REGADDR_SHIFT,
0034     .valid       = OMAP3430_VALID_MASK,
0035     .cmd_on_shift    = OMAP3430_VC_CMD_ON_SHIFT,
0036     .cmd_on_mask     = OMAP3430_VC_CMD_ON_MASK,
0037     .cmd_onlp_shift  = OMAP3430_VC_CMD_ONLP_SHIFT,
0038     .cmd_ret_shift   = OMAP3430_VC_CMD_RET_SHIFT,
0039     .cmd_off_shift   = OMAP3430_VC_CMD_OFF_SHIFT,
0040     .i2c_cfg_clear_mask = OMAP3430_SREN_MASK | OMAP3430_HSEN_MASK,
0041     .i2c_cfg_hsen_mask = OMAP3430_HSEN_MASK,
0042     .i2c_cfg_reg     = OMAP3_PRM_VC_I2C_CFG_OFFSET,
0043     .i2c_mcode_mask  = OMAP3430_MCODE_MASK,
0044 };
0045 
0046 struct omap_vc_channel omap3_vc_mpu = {
0047     .flags = OMAP_VC_CHANNEL_DEFAULT,
0048     .common = &omap3_vc_common,
0049     .smps_sa_reg     = OMAP3_PRM_VC_SMPS_SA_OFFSET,
0050     .smps_volra_reg  = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
0051     .smps_cmdra_reg  = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
0052     .cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
0053     .cmdval_reg = OMAP3_PRM_VC_CMD_VAL_0_OFFSET,
0054     .smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA0_MASK,
0055     .smps_volra_mask = OMAP3430_VOLRA0_MASK,
0056     .smps_cmdra_mask = OMAP3430_CMDRA0_MASK,
0057     .cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA0_SHIFT,
0058 };
0059 
0060 struct omap_vc_channel omap3_vc_core = {
0061     .common = &omap3_vc_common,
0062     .smps_sa_reg     = OMAP3_PRM_VC_SMPS_SA_OFFSET,
0063     .smps_volra_reg  = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
0064     .smps_cmdra_reg  = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
0065     .cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
0066     .cmdval_reg = OMAP3_PRM_VC_CMD_VAL_1_OFFSET,
0067     .smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA1_MASK,
0068     .smps_volra_mask = OMAP3430_VOLRA1_MASK,
0069     .smps_cmdra_mask = OMAP3430_CMDRA1_MASK,
0070     .cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA1_SHIFT,
0071 };
0072 
0073 /*
0074  * Voltage levels for different operating modes: on, sleep, retention and off
0075  */
0076 #define OMAP3_ON_VOLTAGE_UV     1200000
0077 #define OMAP3_ONLP_VOLTAGE_UV       1000000
0078 #define OMAP3_RET_VOLTAGE_UV        975000
0079 #define OMAP3_OFF_VOLTAGE_UV        600000
0080 
0081 struct omap_vc_param omap3_mpu_vc_data = {
0082     .on     = OMAP3_ON_VOLTAGE_UV,
0083     .onlp       = OMAP3_ONLP_VOLTAGE_UV,
0084     .ret        = OMAP3_RET_VOLTAGE_UV,
0085     .off        = OMAP3_OFF_VOLTAGE_UV,
0086 };
0087 
0088 struct omap_vc_param omap3_core_vc_data = {
0089     .on     = OMAP3_ON_VOLTAGE_UV,
0090     .onlp       = OMAP3_ONLP_VOLTAGE_UV,
0091     .ret        = OMAP3_RET_VOLTAGE_UV,
0092     .off        = OMAP3_OFF_VOLTAGE_UV,
0093 };