0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015 #ifndef __ARCH_ARM_MACH_OMAP2_PRCM44XX_H
0016 #define __ARCH_ARM_MACH_OMAP2_PRCM44XX_H
0017
0018
0019
0020
0021
0022
0023
0024
0025 #define OMAP4430_INVALID_PRCM_PARTITION 0
0026 #define OMAP4430_PRM_PARTITION 1
0027 #define OMAP4430_CM1_PARTITION 2
0028 #define OMAP4430_CM2_PARTITION 3
0029 #define OMAP4430_SCRM_PARTITION 4
0030 #define OMAP4430_PRCM_MPU_PARTITION 5
0031
0032 #define OMAP54XX_PRM_PARTITION 1
0033 #define OMAP54XX_CM_CORE_AON_PARTITION 2
0034 #define OMAP54XX_CM_CORE_PARTITION 3
0035 #define OMAP54XX_SCRM_PARTITION 4
0036 #define OMAP54XX_PRCM_MPU_PARTITION 5
0037
0038 #define DRA7XX_PRM_PARTITION 1
0039 #define DRA7XX_CM_CORE_AON_PARTITION 2
0040 #define DRA7XX_CM_CORE_PARTITION 3
0041 #define DRA7XX_MPU_PRCM_PARTITION 5
0042
0043
0044
0045
0046
0047 #define OMAP4_MAX_PRCM_PARTITIONS 6
0048
0049
0050 #endif