0001
0002
0003
0004
0005
0006
0007
0008
0009
0010 #ifndef __ASM_ARCH_OMAP44XX_H
0011 #define __ASM_ARCH_OMAP44XX_H
0012
0013
0014
0015
0016
0017 #define L4_44XX_BASE 0x4a000000
0018 #define L4_WK_44XX_BASE 0x4a300000
0019 #define L4_PER_44XX_BASE 0x48000000
0020 #define L4_EMU_44XX_BASE 0x54000000
0021 #define L3_44XX_BASE 0x44000000
0022 #define OMAP44XX_EMIF1_BASE 0x4c000000
0023 #define OMAP44XX_EMIF2_BASE 0x4d000000
0024 #define OMAP44XX_DMM_BASE 0x4e000000
0025 #define OMAP4430_32KSYNCT_BASE 0x4a304000
0026 #define OMAP4430_CM1_BASE 0x4a004000
0027 #define OMAP4430_CM_BASE OMAP4430_CM1_BASE
0028 #define OMAP4430_CM2_BASE 0x4a008000
0029 #define OMAP4430_PRM_BASE 0x4a306000
0030 #define OMAP4430_PRCM_MPU_BASE 0x48243000
0031 #define OMAP44XX_GPMC_BASE 0x50000000
0032 #define OMAP443X_SCM_BASE 0x4a002000
0033 #define OMAP443X_CTRL_BASE 0x4a100000
0034 #define OMAP44XX_IC_BASE 0x48200000
0035 #define OMAP44XX_IVA_INTC_BASE 0x40000000
0036 #define IRQ_SIR_IRQ 0x0040
0037 #define OMAP44XX_GIC_DIST_BASE 0x48241000
0038 #define OMAP44XX_GIC_CPU_BASE 0x48240100
0039 #define OMAP44XX_IRQ_GIC_START 32
0040 #define OMAP44XX_LOCAL_TWD_BASE 0x48240600
0041 #define OMAP44XX_L2CACHE_BASE 0x48242000
0042 #define OMAP44XX_WKUPGEN_BASE 0x48281000
0043 #define OMAP44XX_MCPDM_BASE 0x40132000
0044 #define OMAP44XX_SAR_RAM_BASE 0x4a326000
0045
0046 #define OMAP44XX_MAILBOX_BASE (L4_44XX_BASE + 0xF4000)
0047 #define OMAP44XX_HSUSB_OTG_BASE (L4_44XX_BASE + 0xAB000)
0048
0049 #define OMAP4_MMU1_BASE 0x55082000
0050 #define OMAP4_MMU2_BASE 0x4A066000
0051
0052 #define OMAP44XX_USBTLL_BASE (L4_44XX_BASE + 0x62000)
0053 #define OMAP44XX_UHH_CONFIG_BASE (L4_44XX_BASE + 0x64000)
0054 #define OMAP44XX_HSUSB_OHCI_BASE (L4_44XX_BASE + 0x64800)
0055 #define OMAP44XX_HSUSB_EHCI_BASE (L4_44XX_BASE + 0x64C00)
0056
0057 #endif
0058