![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0 */ 0002 /* 0003 * OMAP3-common clock function prototypes and macros 0004 * 0005 * Copyright (C) 2007-2010 Texas Instruments, Inc. 0006 * Copyright (C) 2007-2010 Nokia Corporation 0007 */ 0008 0009 #ifndef __ARCH_ARM_MACH_OMAP2_CLOCK3XXX_H 0010 #define __ARCH_ARM_MACH_OMAP2_CLOCK3XXX_H 0011 0012 int omap3xxx_clk_init(void); 0013 int omap3_core_dpll_m2_set_rate(struct clk_hw *clk, unsigned long rate, 0014 unsigned long parent_rate); 0015 0016 extern struct clk *sdrc_ick_p; 0017 extern struct clk *arm_fck_p; 0018 0019 extern const struct clkops clkops_noncore_dpll_ops; 0020 0021 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |