0001
0002
0003
0004
0005
0006
0007
0008
0009 #define KIRKWOOD_REGS_PHYS_BASE 0xf1000000
0010 #define DDR_PHYS_BASE (KIRKWOOD_REGS_PHYS_BASE + 0x00000)
0011 #define BRIDGE_PHYS_BASE (KIRKWOOD_REGS_PHYS_BASE + 0x20000)
0012
0013 #define DDR_OPERATION_BASE (DDR_PHYS_BASE + 0x1418)
0014
0015 #define CPU_CONFIG_PHYS (BRIDGE_PHYS_BASE + 0x0100)
0016 #define CPU_CONFIG_ERROR_PROP 0x00000004
0017
0018 #define CPU_CONTROL_PHYS (BRIDGE_PHYS_BASE + 0x0104)
0019 #define MEMORY_PM_CTRL_PHYS (BRIDGE_PHYS_BASE + 0x0118)