Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /*
0003  *  arch/arm/mach-footbridge/include/mach/isa-dma.h
0004  *
0005  *  Architecture DMA routines
0006  *
0007  *  Copyright (C) 1998,1999 Russell King
0008  *  Copyright (C) 1998,1999 Philip Blundell
0009  */
0010 #ifndef __ASM_ARCH_DMA_H
0011 #define __ASM_ARCH_DMA_H
0012 
0013 /*
0014  * The 21285 has two internal DMA channels; we call these 8 and 9.
0015  * On CATS hardware we have an additional eight ISA dma channels
0016  * numbered 0..7.
0017  */
0018 #define _ISA_DMA(x)     (0+(x))
0019 #define _DC21285_DMA(x)     (8+(x))
0020 
0021 #define MAX_DMA_CHANNELS    10
0022 
0023 #define DMA_FLOPPY      _ISA_DMA(2)
0024 #define DMA_ISA_CASCADE     _ISA_DMA(4)
0025 
0026 #endif /* _ASM_ARCH_DMA_H */