Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0
0002 /*
0003  * Samsung SMDK2416 board device tree source
0004  *
0005  * Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
0006  */
0007 
0008 /dts-v1/;
0009 #include "s3c2416.dtsi"
0010 
0011 / {
0012         model = "SMDK2416";
0013         compatible = "samsung,smdk2416", "samsung,s3c2416";
0014 
0015         memory@30000000 {
0016                 device_type = "memory";
0017                 reg =  <0x30000000 0x4000000>;
0018         };
0019 
0020         xti: clock-0 {
0021                 compatible = "fixed-clock";
0022                 clock-frequency = <12000000>;
0023                 clock-output-names = "xti";
0024                 #clock-cells = <0>;
0025         };
0026 };
0027 
0028 &rtc {
0029         status = "okay";
0030 };
0031 
0032 &sdhci_0 {
0033         pinctrl-names = "default";
0034         pinctrl-0 = <&sd1_clk>, <&sd1_cmd>,
0035                         <&sd1_bus1>, <&sd1_bus4>;
0036         bus-width = <4>;
0037         broken-cd;
0038         status = "okay";
0039 };
0040 
0041 &sdhci_1 {
0042         pinctrl-names = "default";
0043         pinctrl-0 = <&sd0_clk>, <&sd0_cmd>,
0044                         <&sd0_bus1>, <&sd0_bus4>;
0045         bus-width = <4>;
0046         cd-gpios = <&gpf 1 0>;
0047         cd-inverted;
0048         status = "okay";
0049 };
0050 
0051 &uart_0 {
0052         status = "okay";
0053         pinctrl-names = "default";
0054         pinctrl-0 = <&uart0_data>, <&uart0_fctl>;
0055 };
0056 
0057 &uart_1 {
0058         status = "okay";
0059         pinctrl-names = "default";
0060         pinctrl-0 = <&uart1_data>, <&uart1_fctl>;
0061 };
0062 
0063 &uart_2 {
0064         status = "okay";
0065         pinctrl-names = "default";
0066         pinctrl-0 = <&uart2_data>;
0067 };
0068 
0069 &uart_3 {
0070         status = "okay";
0071         pinctrl-names = "default";
0072         pinctrl-0 = <&uart3_data>;
0073 };
0074 
0075 &watchdog {
0076         status = "okay";
0077 };