Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0
0002 /*
0003  * Device Tree Source for the iWave-RZG1M-20M Qseven SOM
0004  *
0005  * Copyright (C) 2017 Renesas Electronics Corp.
0006  */
0007 
0008 #include "r8a7743.dtsi"
0009 #include <dt-bindings/gpio/gpio.h>
0010 
0011 / {
0012         compatible = "iwave,g20m", "renesas,r8a7743";
0013 
0014         memory@40000000 {
0015                 device_type = "memory";
0016                 reg = <0 0x40000000 0 0x20000000>;
0017         };
0018 
0019         memory@200000000 {
0020                 device_type = "memory";
0021                 reg = <2 0x00000000 0 0x20000000>;
0022         };
0023 
0024         reg_3p3v: 3p3v {
0025                 compatible = "regulator-fixed";
0026                 regulator-name = "3P3V";
0027                 regulator-min-microvolt = <3300000>;
0028                 regulator-max-microvolt = <3300000>;
0029                 regulator-always-on;
0030                 regulator-boot-on;
0031         };
0032 };
0033 
0034 &extal_clk {
0035         clock-frequency = <20000000>;
0036 };
0037 
0038 &pfc {
0039         mmcif0_pins: mmc {
0040                 groups = "mmc_data8_b", "mmc_ctrl";
0041                 function = "mmc";
0042         };
0043 
0044         qspi_pins: qspi {
0045                 groups = "qspi_ctrl", "qspi_data2";
0046                 function = "qspi";
0047         };
0048 
0049         sdhi0_pins: sd0 {
0050                 groups = "sdhi0_data4", "sdhi0_ctrl";
0051                 function = "sdhi0";
0052                 power-source = <3300>;
0053         };
0054 };
0055 
0056 &mmcif0 {
0057         pinctrl-0 = <&mmcif0_pins>;
0058         pinctrl-names = "default";
0059 
0060         vmmc-supply = <&reg_3p3v>;
0061         bus-width = <8>;
0062         non-removable;
0063         status = "okay";
0064 };
0065 
0066 &qspi {
0067         pinctrl-0 = <&qspi_pins>;
0068         pinctrl-names = "default";
0069 
0070         status = "okay";
0071 
0072         /* WARNING - This device contains the bootloader. Handle with care. */
0073         flash: flash@0 {
0074                 #address-cells = <1>;
0075                 #size-cells = <1>;
0076                 compatible = "sst,sst25vf016b", "jedec,spi-nor";
0077                 reg = <0>;
0078                 spi-max-frequency = <50000000>;
0079                 spi-tx-bus-width = <1>;
0080                 spi-rx-bus-width = <1>;
0081                 m25p,fast-read;
0082                 spi-cpol;
0083                 spi-cpha;
0084         };
0085 };
0086 
0087 &sdhi0 {
0088         pinctrl-0 = <&sdhi0_pins>;
0089         pinctrl-names = "default";
0090 
0091         vmmc-supply = <&reg_3p3v>;
0092         vqmmc-supply = <&reg_3p3v>;
0093         cd-gpios = <&gpio7 11 GPIO_ACTIVE_LOW>;
0094         status = "okay";
0095 };