Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: ISC
0002 /*
0003  * Device Tree include file for Intel reference designs for the
0004  * XScale Network Processors in the IXP 4xx series. Common device
0005  * set-up for IXDP425, IXCDP1100, KIXRP435 and IXDP465.
0006  */
0007 
0008 / {
0009         memory@0 {
0010                 /*
0011                  * The board supports up to 256 MB of memory. Here we put in
0012                  * 64 MB and this may be modified by the boot loader.
0013                  */
0014                 device_type = "memory";
0015                 reg = <0x00000000 0x4000000>;
0016         };
0017 
0018         chosen {
0019                 bootargs = "console=ttyS0,115200n8";
0020                 stdout-path = "uart0:115200n8";
0021         };
0022 
0023         aliases {
0024                 serial0 = &uart0;
0025         };
0026 
0027         i2c {
0028                 compatible = "i2c-gpio";
0029                 sda-gpios = <&gpio0 7 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
0030                 scl-gpios = <&gpio0 6 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
0031                 #address-cells = <1>;
0032                 #size-cells = <0>;
0033 
0034                 eeprom@50 {
0035                         /*
0036                          * Philips PCF8582C-2T/03 512byte I2C EEPROM
0037                          * should behave like an Atmel 24c04.
0038                          */
0039                         compatible = "atmel,24c04";
0040                         reg = <0x50>;
0041                         pagesize = <16>;
0042                         size = <512>;
0043                         read-only;
0044                 };
0045         };
0046 
0047         soc {
0048                 bus@c4000000 {
0049                         /* Flash memory defined per-variant */
0050                         nand-controller@3,0 {
0051                                 /* Some designs have a NAND on CS3 enable it here if present */
0052                                 status = "disabled";
0053 
0054                                 /*
0055                                  * gen_nand needs to be extended and documented to get
0056                                  * command byte = 1 and address byte = 2 from the device
0057                                  * tree.
0058                                  */
0059                                 compatible = "gen_nand";
0060 
0061                                 /* Expansion bus set-up */
0062                                 intel,ixp4xx-eb-t1 = <0>;
0063                                 intel,ixp4xx-eb-t2 = <0>;
0064                                 intel,ixp4xx-eb-t3 = <1>; // 1 cycle extra strobe phase
0065                                 intel,ixp4xx-eb-t4 = <0>;
0066                                 intel,ixp4xx-eb-t5 = <0>;
0067                                 intel,ixp4xx-eb-cycle-type = <0>; // Intel cycle type
0068                                 intel,ixp4xx-eb-byte-access-on-halfword = <0>;
0069                                 intel,ixp4xx-eb-mux-address-and-data = <0>;
0070                                 intel,ixp4xx-eb-ahb-split-transfers = <0>;
0071                                 intel,ixp4xx-eb-write-enable = <1>;
0072                                 intel,ixp4xx-eb-byte-access = <1>;
0073 
0074                                 /* 512 bytes memory window */
0075                                 reg = <3 0x00000000 0x200>;
0076                                 nand-on-flash-bbt;
0077                                 nand-ecc-mode = "soft_bch";
0078                                 nand-ecc-step-size = <512>;
0079                                 nand-ecc-strength = <4>;
0080                                 nce-gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>; /* NCE */
0081 
0082                                 label = "ixp400 NAND";
0083 
0084                                 partitions {
0085                                         compatible = "fixed-partitions";
0086                                         #address-cells = <1>;
0087                                         #size-cells = <1>;
0088 
0089                                         fs@0 {
0090                                                 label = "ixp400 NAND FS 0";
0091                                                 reg = <0x0 0x800000>;
0092                                         };
0093                                         fs@800000 {
0094                                                 label = "ixp400 NAND FS 1";
0095                                                 reg = <0x800000 0x0>;
0096                                         };
0097                                 };
0098                         };
0099                 };
0100 
0101                 pci@c0000000 {
0102                         status = "ok";
0103 
0104                         /*
0105                          * Taken from IXDP425 PCI boardfile.
0106                          * PCI slots on the BIXMB425BD base card.
0107                          * We have up to 4 slots (IDSEL) with 4 swizzled IRQs.
0108                          */
0109                         #interrupt-cells = <1>;
0110                         interrupt-map-mask = <0xf800 0 0 7>;
0111                         interrupt-map =
0112                         /* IDSEL 1 */
0113                         <0x0800 0 0 1 &gpio0 11 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 1 is irq 11 */
0114                         <0x0800 0 0 2 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 1 is irq 10 */
0115                         <0x0800 0 0 3 &gpio0 9  IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 1 is irq 9 */
0116                         <0x0800 0 0 4 &gpio0 8  IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 1 is irq 8 */
0117                         /* IDSEL 2 */
0118                         <0x1000 0 0 1 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 2 is irq 10 */
0119                         <0x1000 0 0 2 &gpio0 9  IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 2 is irq 9 */
0120                         <0x1000 0 0 3 &gpio0 8  IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 2 is irq 8 */
0121                         <0x1000 0 0 4 &gpio0 11 IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 2 is irq 11 */
0122                         /* IDSEL 3 */
0123                         <0x1800 0 0 1 &gpio0 9  IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 3 is irq 9 */
0124                         <0x1800 0 0 2 &gpio0 8  IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 3 is irq 8 */
0125                         <0x1800 0 0 3 &gpio0 11 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 3 is irq 11 */
0126                         <0x1800 0 0 4 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 3 is irq 10 */
0127                         /* IDSEL 4 */
0128                         <0x2000 0 0 1 &gpio0 8  IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 4 is irq 8 */
0129                         <0x2000 0 0 2 &gpio0 11 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 4 is irq 11 */
0130                         <0x2000 0 0 3 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 4 is irq 10 */
0131                         <0x2000 0 0 4 &gpio0 9  IRQ_TYPE_LEVEL_LOW>; /* INT D on slot 4 is irq 9 */
0132                 };
0133         };
0134 };