Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: ISC
0002 /*
0003  * Device Tree file for Netgear WG302v2 based on IXP422BB
0004  * Derived from boardfiles written by Imre Kaloz
0005  */
0006 
0007 /dts-v1/;
0008 
0009 #include "intel-ixp42x.dtsi"
0010 #include <dt-bindings/input/input.h>
0011 
0012 / {
0013         model = "Netgear WG302 v1";
0014         compatible = "netgear,wg302v1", "intel,ixp42x";
0015         #address-cells = <1>;
0016         #size-cells = <1>;
0017 
0018         memory@0 {
0019                 /* 32 MB SDRAM according to boot arguments */
0020                 device_type = "memory";
0021                 reg = <0x00000000 0x02000000>;
0022         };
0023 
0024         chosen {
0025                 /* The RedBoot comes up in 9600 baud so let's keep this */
0026                 bootargs = "console=ttyS0,9600n8";
0027                 stdout-path = "uart1:9600n8";
0028         };
0029 
0030         aliases {
0031                 /* These are switched around */
0032                 serial0 = &uart1;
0033         };
0034 
0035         soc {
0036                 bus@c4000000 {
0037                         flash@0,0 {
0038                                 compatible = "intel,ixp4xx-flash", "cfi-flash";
0039                                 bank-width = <2>;
0040                                 /*
0041                                  * 8 MB of Flash in 64 0x20000 sized blocks
0042                                  * mapped in at CS0.
0043                                  */
0044                                 reg = <0 0x00000000 0x800000>;
0045 
0046                                 /* Configure expansion bus to allow writes */
0047                                 intel,ixp4xx-eb-write-enable = <1>;
0048 
0049                                 partitions {
0050                                         compatible = "redboot-fis";
0051                                         fis-index-block = <0x3f>;
0052                                 };
0053                         };
0054                 };
0055 
0056                 pci@c0000000 {
0057                         status = "ok";
0058 
0059                         /*
0060                          * Taken from WG302 v2 PCI boardfile (wg302v2-pci.c)
0061                          * We have slots (IDSEL) 1 and 2 with one assigned IRQ
0062                          * each handling all IRQs.
0063                          */
0064                         #interrupt-cells = <1>;
0065                         interrupt-map-mask = <0xf800 0 0 7>;
0066                         interrupt-map =
0067                         /* IDSEL 1 */
0068                         <0x0800 0 0 1 &gpio0 8 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 1 is irq 8 */
0069                         <0x0800 0 0 2 &gpio0 8 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 1 is irq 8 */
0070                         <0x0800 0 0 3 &gpio0 8 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 1 is irq 8 */
0071                         <0x0800 0 0 4 &gpio0 8 IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 1 is irq 8 */
0072                         /* IDSEL 2 */
0073                         <0x1000 0 0 1 &gpio0 9 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 2 is irq 9 */
0074                         <0x1000 0 0 2 &gpio0 9 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 2 is irq 9 */
0075                         <0x1000 0 0 3 &gpio0 9 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 2 is irq 9 */
0076                         <0x1000 0 0 4 &gpio0 9 IRQ_TYPE_LEVEL_LOW>; /* INT D on slot 2 is irq 9 */
0077                 };
0078 
0079                 ethernet@c8009000 {
0080                         status = "ok";
0081                         queue-rx = <&qmgr 3>;
0082                         queue-txready = <&qmgr 20>;
0083                         phy-mode = "rgmii";
0084                         phy-handle = <&phy30>;
0085 
0086                         mdio {
0087                                 #address-cells = <1>;
0088                                 #size-cells = <0>;
0089 
0090                                 phy30: ethernet-phy@30 {
0091                                         reg = <30>;
0092                                 };
0093                         };
0094                 };
0095         };
0096 };