Back to home page

OSCL-LXR

 
 

    


0001 /*
0002  * Copyright 2015 Technologic Systems
0003  *
0004  * This file is dual-licensed: you can use it either under the terms
0005  * of the GPL or the X11 license, at your option. Note that this dual
0006  * licensing only applies to this file, and not this project as a
0007  * whole.
0008  *
0009  *  a) This file is free software; you can redistribute it and/or
0010  *     modify it under the terms of the GNU General Public License
0011  *     version 2 as published by the Free Software Foundation.
0012  *
0013  *     This file is distributed in the hope that it will be useful,
0014  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
0015  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
0016  *     GNU General Public License for more details.
0017  *
0018  * Or, alternatively,
0019  *
0020  *  b) Permission is hereby granted, free of charge, to any person
0021  *     obtaining a copy of this software and associated documentation
0022  *     files (the "Software"), to deal in the Software without
0023  *     restriction, including without limitation the rights to use,
0024  *     copy, modify, merge, publish, distribute, sublicense, and/or
0025  *     sell copies of the Software, and to permit persons to whom the
0026  *     Software is furnished to do so, subject to the following
0027  *     conditions:
0028  *
0029  *     The above copyright notice and this permission notice shall be
0030  *     included in all copies or substantial portions of the Software.
0031  *
0032  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
0033  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
0034  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
0035  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
0036  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
0037  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
0038  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
0039  *     OTHER DEALINGS IN THE SOFTWARE.
0040  */
0041 
0042 #include <dt-bindings/gpio/gpio.h>
0043 #include <dt-bindings/interrupt-controller/irq.h>
0044 
0045 / {
0046         aliases {
0047                 ethernet0 = &fec;
0048         };
0049 
0050         leds {
0051                 pinctrl-names = "default";
0052                 pinctrl-0 = <&pinctrl_leds1>;
0053                 compatible = "gpio-leds";
0054 
0055                 green-led {
0056                         label = "green-led";
0057                         gpios = <&gpio2 24 GPIO_ACTIVE_LOW>;
0058                         default-state = "on";
0059                 };
0060 
0061                 red-led {
0062                         label = "red-led";
0063                         gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
0064                         default-state = "off";
0065                 };
0066         };
0067 
0068         reg_3p3v: regulator-3p3v {
0069                 compatible = "regulator-fixed";
0070                 regulator-name = "3p3v";
0071                 regulator-min-microvolt = <3300000>;
0072                 regulator-max-microvolt = <3300000>;
0073         };
0074 
0075         reg_usb_otg_vbus: regulator-usb-otg-vbus {
0076                 compatible = "regulator-fixed";
0077                 regulator-name = "usb_otg_vbus";
0078                 regulator-min-microvolt = <5000000>;
0079                 regulator-max-microvolt = <5000000>;
0080                 gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
0081                 enable-active-high;
0082         };
0083 };
0084 
0085 &can1 {
0086         pinctrl-names = "default";
0087         pinctrl-0 = <&pinctrl_flexcan1>;
0088         status = "okay";
0089 };
0090 
0091 &can2 {
0092         pinctrl-names = "default";
0093         pinctrl-0 = <&pinctrl_flexcan2>;
0094         status = "okay";
0095 };
0096 
0097 &ecspi1 {
0098         cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
0099         pinctrl-names = "default";
0100         pinctrl-0 = <&pinctrl_ecspi1>;
0101         status = "okay";
0102 
0103         n25q064: flash@0 {
0104                 compatible = "micron,n25q064", "jedec,spi-nor";
0105                 reg = <0>;
0106                 spi-max-frequency = <20000000>;
0107         };
0108 };
0109 
0110 &ecspi2 {
0111         cs-gpios = <&gpio6 2 GPIO_ACTIVE_LOW>;
0112         pinctrl-names = "default";
0113         pinctrl-0 = <&pinctrl_ecspi2>;
0114         status = "okay";
0115 };
0116 
0117 &fec {
0118         pinctrl-names = "default";
0119         pinctrl-0 = <&pinctrl_enet>;
0120         phy-mode = "rgmii";
0121         status = "okay";
0122 };
0123 
0124 &i2c1 {
0125         clock-frequency = <100000>;
0126         pinctrl-names = "default", "gpio";
0127         pinctrl-0 = <&pinctrl_i2c1>;
0128         pinctrl-1 = <&pinctrl_i2c1_gpio>;
0129         scl-gpios = <&gpio3 21 GPIO_ACTIVE_HIGH>;
0130         sda-gpios = <&gpio3 28 GPIO_ACTIVE_HIGH>;
0131         status = "okay";
0132 
0133         isl12022: rtc@6f {
0134                 compatible = "isil,isl12022";
0135                 reg = <0x6f>;
0136         };
0137 
0138         gpio8: gpio@28 {
0139                 compatible = "technologic,ts4900-gpio";
0140                 reg = <0x28>;
0141                 #gpio-cells = <2>;
0142                 gpio-controller;
0143                 ngpio = <32>;
0144         };
0145 };
0146 
0147 &i2c2 {
0148         clock-frequency = <100000>;
0149         pinctrl-names = "default", "gpio";
0150         pinctrl-0 = <&pinctrl_i2c2>;
0151         pinctrl-1 = <&pinctrl_i2c2_gpio>;
0152         scl-gpios = <&gpio4 12 GPIO_ACTIVE_HIGH>;
0153         sda-gpios = <&gpio4 13 GPIO_ACTIVE_HIGH>;
0154         status = "okay";
0155 };
0156 
0157 &iomuxc {
0158         pinctrl-names = "default";
0159         pinctrl-0 = <&pinctrl_hog>;
0160 
0161         pinctrl_ecspi1: ecspi1grp {
0162                 fsl,pins = <
0163                         MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
0164                         MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1
0165                         MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1
0166                         MX6QDL_PAD_EIM_D19__GPIO3_IO19          0x100b1 /* Onboard flash CS1# */
0167                 >;
0168         };
0169 
0170         pinctrl_ecspi2: ecspi2grp {
0171                 fsl,pins = <
0172                         MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK       0x100b1
0173                         MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI       0x100b1
0174                         MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO      0x100b1
0175                         MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29       0x100b1 /* Offboard CS0# */
0176                         MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02       0x100b1 /* FPGA CS1# */
0177                         MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21       0x1b0b1 /* FPGA_RESET# */
0178                         MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x1b0b1 /* FPGA_DONE */
0179                         MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M  0x10    /* FPGA 24MHZ */
0180                         MX6QDL_PAD_GPIO_4__GPIO1_IO04           0x1b0b1 /* FPGA_IRQ */
0181                 >;
0182         };
0183 
0184         pinctrl_enet: enetgrp {
0185                 fsl,pins = <
0186                         MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
0187                         MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
0188                         MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x1b030
0189                         MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b030
0190                         MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b030
0191                         MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b030
0192                         MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b030
0193                         MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b030
0194                         MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b030
0195                         MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x1b030
0196                         MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x1b030
0197                         MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b030
0198                         MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b030
0199                         MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x1b030
0200                         MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x4001b0a8
0201                         MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x1b0b1
0202                         MX6QDL_PAD_DI0_PIN4__GPIO4_IO20         0x1b0b1 /* ETH_PHY_RESET */
0203                 >;
0204         };
0205 
0206         pinctrl_flexcan1: flexcan1grp {
0207                 fsl,pins = <
0208                         MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX        0x1b0b1
0209                         MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX        0x1b0b1
0210                 >;
0211         };
0212 
0213         pinctrl_flexcan2: flexcan2grp {
0214                 fsl,pins = <
0215                         MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX        0x1b0b1
0216                         MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX        0x1b0b1
0217                 >;
0218         };
0219 
0220         pinctrl_hog: hoggrp {
0221                 fsl,pins = <
0222                         MX6QDL_PAD_EIM_A17__GPIO2_IO21          0x1b0b1 /* OFF_BD_RESET# */
0223                         MX6QDL_PAD_EIM_A16__GPIO2_IO22          0x1b0b1 /* EN_USB_5V# */
0224                         MX6QDL_PAD_EIM_A19__GPIO2_IO19          0x1b0b1 /* EN_LCD_3.3V */
0225                         MX6QDL_PAD_GPIO_0__CCM_CLKO1            0x130b0 /* Audio CLK */
0226                         MX6QDL_PAD_GPIO_5__GPIO1_IO05           0x1b0b1 /* DIO_1 */
0227                         MX6QDL_PAD_GPIO_6__GPIO1_IO06           0x1b0b1 /* DIO_2 */
0228                         MX6QDL_PAD_GPIO_9__GPIO1_IO09           0x1b0b1 /* DIO_3 */
0229                         MX6QDL_PAD_GPIO_16__GPIO7_IO11          0x1b0b1 /* DIO_4 */
0230                         MX6QDL_PAD_GPIO_17__GPIO7_IO12          0x1b0b1 /* DIO_5 */
0231                         MX6QDL_PAD_GPIO_19__GPIO4_IO05          0x1b0b1 /* DIO_7 */
0232                         MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19        0x1b0b1 /* DIO_8 */
0233                         MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18      0x1b0b1 /* DIO_9 */
0234                         MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30       0x1b0b1 /* DIO_0 */
0235                         MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31       0x1b0b1 /* DIO_6 */
0236                         MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03       0x1b0b1 /* CPU_DIO_A */
0237                         MX6QDL_PAD_SD4_DAT7__GPIO2_IO15         0x1b0b1 /* DIO_2 */
0238                         MX6QDL_PAD_SD3_RST__GPIO7_IO08          0x1b0b1 /* CPU_DIO_B */
0239                         MX6QDL_PAD_EIM_LBA__GPIO2_IO27          0x1b0b1 /* BUS_ALE# */
0240                         MX6QDL_PAD_EIM_OE__GPIO2_IO25           0x1b0b1 /* DIO_15 */
0241                         MX6QDL_PAD_EIM_RW__GPIO2_IO26           0x1b0b1 /* BUS_DIR */
0242                         MX6QDL_PAD_EIM_CS0__GPIO2_IO23          0x1b0b1 /* BUS_CS# */
0243                         MX6QDL_PAD_EIM_A18__GPIO2_IO20          0x1b0b1 /* DIO_14 */
0244                         MX6QDL_PAD_EIM_A20__GPIO2_IO18          0x1b0b1 /* DIO_16 */
0245                         MX6QDL_PAD_EIM_A21__GPIO2_IO17          0x1b0b1 /* DIO_12 */
0246                         MX6QDL_PAD_EIM_A22__GPIO2_IO16          0x1b0b1 /* DIO_18 */
0247                         MX6QDL_PAD_EIM_A23__GPIO6_IO06          0x1b0b1 /* DIO_19 */
0248                         MX6QDL_PAD_EIM_A24__GPIO5_IO04          0x1b0b1 /* DIO_20 */
0249                         MX6QDL_PAD_EIM_D31__GPIO3_IO31          0x1b0b1 /* BUS_BHE# */
0250                         MX6QDL_PAD_EIM_BCLK__GPIO6_IO31         0x1b0b1 /* DIO_13 */
0251                         MX6QDL_PAD_EIM_WAIT__GPIO5_IO00         0x1b0b1 /* EIM_WAIT# */
0252                         MX6QDL_PAD_EIM_EB1__GPIO2_IO29          0x1b0b1 /* DIO_10 */
0253                         MX6QDL_PAD_EIM_DA0__GPIO3_IO00          0x1b0b1 /* MUX_AD_00 */
0254                         MX6QDL_PAD_EIM_DA1__GPIO3_IO01          0x1b0b1 /* MUX_AD_01 */
0255                         MX6QDL_PAD_EIM_DA2__GPIO3_IO02          0x1b0b1 /* MUX_AD_02 */
0256                         MX6QDL_PAD_EIM_DA3__GPIO3_IO03          0x1b0b1 /* MUX_AD_03 */
0257                         MX6QDL_PAD_EIM_DA4__GPIO3_IO04          0x1b0b1 /* MUX_AD_04 */
0258                         MX6QDL_PAD_EIM_DA5__GPIO3_IO05          0x1b0b1 /* MUX_AD_05 */
0259                         MX6QDL_PAD_EIM_DA6__GPIO3_IO06          0x1b0b1 /* MUX_AD_06 */
0260                         MX6QDL_PAD_EIM_DA7__GPIO3_IO07          0x1b0b1 /* MUX_AD_07 */
0261                         MX6QDL_PAD_EIM_DA8__GPIO3_IO08          0x1b0b1 /* MUX_AD_08 */
0262                         MX6QDL_PAD_EIM_DA9__GPIO3_IO09          0x1b0b1 /* MUX_AD_09 */
0263                         MX6QDL_PAD_EIM_DA10__GPIO3_IO10         0x1b0b1 /* MUX_AD_10 */
0264                         MX6QDL_PAD_EIM_DA11__GPIO3_IO11         0x1b0b1 /* MUX_AD_11 */
0265                         MX6QDL_PAD_EIM_DA12__GPIO3_IO12         0x1b0b1 /* MUX_AD_12 */
0266                         MX6QDL_PAD_EIM_DA13__GPIO3_IO13         0x1b0b1 /* MUX_AD_13 */
0267                         MX6QDL_PAD_EIM_DA14__GPIO3_IO14         0x1b0b1 /* MUX_AD_14 */
0268                         MX6QDL_PAD_EIM_DA15__GPIO3_IO15         0x1b0b1 /* MUX_AD_15 */
0269                         MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16     0x1b0b1 /* LCD_CLK */
0270                         MX6QDL_PAD_DI0_PIN15__GPIO4_IO17        0x1b0b1 /* DE */
0271                         MX6QDL_PAD_DI0_PIN2__GPIO4_IO18         0x1b0b1 /* Hsync */
0272                         MX6QDL_PAD_DI0_PIN3__GPIO4_IO19         0x1b0b1 /* Vsync */
0273                         MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21       0x1b0b1
0274                         MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22       0x1b0b1
0275                         MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23       0x1b0b1
0276                         MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x1b0b1
0277                         MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25       0x1b0b1
0278                         MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26       0x1b0b1
0279                         MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27       0x1b0b1
0280                         MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28       0x1b0b1
0281                         MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29       0x1b0b1
0282                         MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30       0x1b0b1
0283                         MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31      0x1b0b1
0284                         MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05      0x1b0b1
0285                         MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06      0x1b0b1
0286                         MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07      0x1b0b1
0287                         MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08      0x1b0b1
0288                         MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09      0x1b0b1
0289                         MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10      0x1b0b1
0290                         MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11      0x1b0b1
0291                         MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12      0x1b0b1
0292                         MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13      0x1b0b1
0293                         MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14      0x1b0b1
0294                         MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15      0x1b0b1
0295                         MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16      0x1b0b1
0296                         MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17      0x1b0b1
0297                 >;
0298         };
0299 
0300         pinctrl_i2c1: i2c1grp {
0301                 fsl,pins = <
0302                         MX6QDL_PAD_EIM_D21__I2C1_SCL            0x4001b8b1
0303                         MX6QDL_PAD_EIM_D28__I2C1_SDA            0x4001b8b1
0304                 >;
0305         };
0306 
0307         pinctrl_i2c1_gpio: i2c1gpiogrp {
0308                 fsl,pins = <
0309                         MX6QDL_PAD_EIM_D21__GPIO3_IO21          0x4001b8b1
0310                         MX6QDL_PAD_EIM_D28__GPIO3_IO28          0x4001b8b1
0311                 >;
0312         };
0313 
0314         pinctrl_i2c2: i2c2grp {
0315                 fsl,pins = <
0316                         MX6QDL_PAD_KEY_COL3__I2C2_SCL           0x4001b8b1
0317                         MX6QDL_PAD_KEY_ROW3__I2C2_SDA           0x4001b8b1
0318                 >;
0319         };
0320 
0321         pinctrl_i2c2_gpio: i2c2gpiogrp {
0322                 fsl,pins = <
0323                         MX6QDL_PAD_KEY_COL3__GPIO4_IO12         0x4001b8b1
0324                         MX6QDL_PAD_KEY_ROW3__GPIO4_IO13         0x4001b8b1
0325                 >;
0326         };
0327 
0328         pinctrl_leds1: leds1grp {
0329                 fsl,pins = <
0330                         MX6QDL_PAD_GPIO_2__GPIO1_IO02           0x1b0b1 /* RED_LED# */
0331                         MX6QDL_PAD_EIM_CS1__GPIO2_IO24          0x1b0b1 /* GREEN_LED# */
0332                 >;
0333         };
0334 
0335         pinctrl_uart1: uart1grp {
0336                 fsl,pins = <
0337                         MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA      0x1b0b1
0338                         MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA      0x1b0b1
0339                 >;
0340         };
0341 
0342         pinctrl_uart2: uart2grp {
0343                 fsl,pins = <
0344                         MX6QDL_PAD_GPIO_7__UART2_TX_DATA        0x1b0b1
0345                         MX6QDL_PAD_GPIO_8__UART2_RX_DATA        0x1b0b1
0346                         MX6QDL_PAD_SD4_DAT6__UART2_CTS_B        0x1b0b1
0347                         MX6QDL_PAD_SD4_DAT5__UART2_RTS_B        0x1b0b1
0348                 >;
0349         };
0350 
0351         pinctrl_uart3: uart3grp {
0352                 fsl,pins = <
0353                         MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
0354                         MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
0355                 >;
0356         };
0357 
0358         pinctrl_uart4: uart4grp {
0359                 fsl,pins = <
0360                         MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
0361                         MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
0362                 >;
0363         };
0364 
0365         pinctrl_uart5: uart5grp {
0366                 fsl,pins = <
0367                         MX6QDL_PAD_KEY_COL1__UART5_TX_DATA      0x1b0b1
0368                         MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA      0x1b0b1
0369                 >;
0370         };
0371 
0372         pinctrl_usbotg: usbotggrp {
0373                 fsl,pins = <
0374                         MX6QDL_PAD_GPIO_1__USB_OTG_ID           0x17059
0375                 >;
0376         };
0377 
0378         pinctrl_usdhc1: usdhc1grp {
0379                 fsl,pins = <
0380                         MX6QDL_PAD_SD1_CMD__SD1_CMD             0x17059
0381                         MX6QDL_PAD_SD1_CLK__SD1_CLK             0x10059
0382                         MX6QDL_PAD_SD1_DAT0__SD1_DATA0          0x17059
0383                         MX6QDL_PAD_SD1_DAT1__SD1_DATA1          0x17059
0384                         MX6QDL_PAD_SD1_DAT2__SD1_DATA2          0x17059
0385                         MX6QDL_PAD_SD1_DAT3__SD1_DATA3          0x17059
0386                         MX6QDL_PAD_ENET_RXD1__GPIO1_IO26        0x17059 /* WIFI IRQ */
0387                 >;
0388         };
0389 
0390         pinctrl_usdhc2: usdhc2grp {
0391                 fsl,pins = <
0392                         MX6QDL_PAD_SD2_CMD__SD2_CMD             0x17059
0393                         MX6QDL_PAD_SD2_CLK__SD2_CLK             0x10059
0394                         MX6QDL_PAD_SD2_DAT0__SD2_DATA0          0x17059
0395                         MX6QDL_PAD_SD2_DAT1__SD2_DATA1          0x17059
0396                         MX6QDL_PAD_SD2_DAT2__SD2_DATA2          0x17059
0397                         MX6QDL_PAD_SD2_DAT3__SD2_DATA3          0x17059
0398                         MX6QDL_PAD_EIM_EB0__GPIO2_IO28          0x1b0b1 /* EN_SD_POWER# */
0399                 >;
0400         };
0401 
0402         pinctrl_usdhc3: usdhc3grp {
0403                 fsl,pins = <
0404                         MX6QDL_PAD_SD3_CMD__SD3_CMD             0x17059
0405                         MX6QDL_PAD_SD3_CLK__SD3_CLK             0x10059
0406                         MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x17059
0407                         MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x17059
0408                         MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x17059
0409                         MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x17059
0410                 >;
0411         };
0412 };
0413 
0414 &pcie {
0415         status = "okay";
0416 };
0417 
0418 &uart1 {
0419         pinctrl-names = "default";
0420         pinctrl-0 = <&pinctrl_uart1>;
0421         status = "okay";
0422 };
0423 
0424 &uart2 {
0425         pinctrl-names = "default";
0426         pinctrl-0 = <&pinctrl_uart2>;
0427         uart-has-rtscts;
0428         status = "okay";
0429 };
0430 
0431 &uart3 {
0432         pinctrl-names = "default";
0433         pinctrl-0 = <&pinctrl_uart3>;
0434         status = "okay";
0435 };
0436 
0437 &uart4 {
0438         pinctrl-names = "default";
0439         pinctrl-0 = <&pinctrl_uart4>;
0440         status = "okay";
0441 };
0442 
0443 &uart5 {
0444         pinctrl-names = "default";
0445         pinctrl-0 = <&pinctrl_uart5>;
0446         status = "okay";
0447 };
0448 
0449 &usbh1 {
0450         status = "okay";
0451 };
0452 
0453 &usbotg {
0454         vbus-supply = <&reg_usb_otg_vbus>;
0455         pinctrl-names = "default";
0456         pinctrl-0 = <&pinctrl_usbotg>;
0457         disable-over-current;
0458         status = "okay";
0459 };
0460 
0461 /* SD */
0462 &usdhc2 {
0463         pinctrl-names = "default";
0464         pinctrl-0 = <&pinctrl_usdhc2>;
0465         vmmc-supply = <&reg_3p3v>;
0466         bus-width = <4>;
0467         fsl,wp-controller;
0468         status = "okay";
0469 };
0470 
0471 /* eMMC */
0472 &usdhc3 {
0473         pinctrl-names = "default";
0474         pinctrl-0 = <&pinctrl_usdhc3>;
0475         vmmc-supply = <&reg_3p3v>;
0476         bus-width = <4>;
0477         non-removable;
0478         status = "okay";
0479 };