Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0 OR X11
0002 /*
0003  * Copyright 2013 Boundary Devices, Inc.
0004  * Copyright 2011 Freescale Semiconductor, Inc.
0005  * Copyright 2011 Linaro Ltd.
0006  */
0007 #include <dt-bindings/gpio/gpio.h>
0008 #include <dt-bindings/input/input.h>
0009 
0010 / {
0011         chosen {
0012                 stdout-path = &uart2;
0013         };
0014 
0015         memory@10000000 {
0016                 device_type = "memory";
0017                 reg = <0x10000000 0x40000000>;
0018         };
0019 
0020         regulators {
0021                 compatible = "simple-bus";
0022                 #address-cells = <1>;
0023                 #size-cells = <0>;
0024 
0025                 reg_2p5v: regulator@0 {
0026                         compatible = "regulator-fixed";
0027                         reg = <0>;
0028                         regulator-name = "2P5V";
0029                         regulator-min-microvolt = <2500000>;
0030                         regulator-max-microvolt = <2500000>;
0031                         regulator-always-on;
0032                 };
0033 
0034                 reg_3p3v: regulator@1 {
0035                         compatible = "regulator-fixed";
0036                         reg = <1>;
0037                         regulator-name = "3P3V";
0038                         regulator-min-microvolt = <3300000>;
0039                         regulator-max-microvolt = <3300000>;
0040                         regulator-always-on;
0041                 };
0042 
0043                 reg_usb_otg_vbus: regulator@2 {
0044                         compatible = "regulator-fixed";
0045                         reg = <2>;
0046                         regulator-name = "usb_otg_vbus";
0047                         regulator-min-microvolt = <5000000>;
0048                         regulator-max-microvolt = <5000000>;
0049                         gpio = <&gpio3 22 0>;
0050                         enable-active-high;
0051                 };
0052 
0053                 reg_can_xcvr: regulator@3 {
0054                         compatible = "regulator-fixed";
0055                         reg = <3>;
0056                         regulator-name = "CAN XCVR";
0057                         regulator-min-microvolt = <3300000>;
0058                         regulator-max-microvolt = <3300000>;
0059                         pinctrl-names = "default";
0060                         pinctrl-0 = <&pinctrl_can_xcvr>;
0061                         gpio = <&gpio1 2 GPIO_ACTIVE_LOW>;
0062                 };
0063 
0064                 reg_wlan_vmmc: regulator@4 {
0065                         compatible = "regulator-fixed";
0066                         reg = <4>;
0067                         pinctrl-names = "default";
0068                         pinctrl-0 = <&pinctrl_wlan_vmmc>;
0069                         regulator-name = "reg_wlan_vmmc";
0070                         regulator-min-microvolt = <3300000>;
0071                         regulator-max-microvolt = <3300000>;
0072                         gpio = <&gpio6 15 GPIO_ACTIVE_HIGH>;
0073                         startup-delay-us = <70000>;
0074                         enable-active-high;
0075                 };
0076 
0077                 reg_usb_h1_vbus: regulator@5 {
0078                         compatible = "regulator-fixed";
0079                         reg = <5>;
0080                         pinctrl-names = "default";
0081                         pinctrl-0 = <&pinctrl_usbh1>;
0082                         regulator-name = "usb_h1_vbus";
0083                         regulator-min-microvolt = <3300000>;
0084                         regulator-max-microvolt = <3300000>;
0085                         gpio = <&gpio7 12 GPIO_ACTIVE_HIGH>;
0086                         enable-active-high;
0087                 };
0088         };
0089 
0090         gpio-keys {
0091                 compatible = "gpio-keys";
0092                 pinctrl-names = "default";
0093                 pinctrl-0 = <&pinctrl_gpio_keys>;
0094 
0095                 power {
0096                         label = "Power Button";
0097                         gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
0098                         linux,code = <KEY_POWER>;
0099                         wakeup-source;
0100                 };
0101 
0102                 menu {
0103                         label = "Menu";
0104                         gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
0105                         linux,code = <KEY_MENU>;
0106                 };
0107 
0108                 home {
0109                         label = "Home";
0110                         gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
0111                         linux,code = <KEY_HOME>;
0112                 };
0113 
0114                 back {
0115                         label = "Back";
0116                         gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
0117                         linux,code = <KEY_BACK>;
0118                 };
0119 
0120                 volume-up {
0121                         label = "Volume Up";
0122                         gpios = <&gpio7 13 GPIO_ACTIVE_LOW>;
0123                         linux,code = <KEY_VOLUMEUP>;
0124                 };
0125 
0126                 volume-down {
0127                         label = "Volume Down";
0128                         gpios = <&gpio4 5 GPIO_ACTIVE_LOW>;
0129                         linux,code = <KEY_VOLUMEDOWN>;
0130                 };
0131         };
0132 
0133         sound {
0134                 compatible = "fsl,imx6q-nitrogen6x-sgtl5000",
0135                              "fsl,imx-audio-sgtl5000";
0136                 model = "imx6q-nitrogen6x-sgtl5000";
0137                 ssi-controller = <&ssi1>;
0138                 audio-codec = <&codec>;
0139                 audio-routing =
0140                         "MIC_IN", "Mic Jack",
0141                         "Mic Jack", "Mic Bias",
0142                         "Headphone Jack", "HP_OUT";
0143                 mux-int-port = <1>;
0144                 mux-ext-port = <3>;
0145         };
0146 
0147         backlight_lcd: backlight-lcd {
0148                 compatible = "pwm-backlight";
0149                 pwms = <&pwm1 0 5000000>;
0150                 brightness-levels = <0 4 8 16 32 64 128 255>;
0151                 default-brightness-level = <7>;
0152                 power-supply = <&reg_3p3v>;
0153                 status = "okay";
0154         };
0155 
0156         backlight_lvds: backlight-lvds {
0157                 compatible = "pwm-backlight";
0158                 pwms = <&pwm4 0 5000000>;
0159                 brightness-levels = <0 4 8 16 32 64 128 255>;
0160                 default-brightness-level = <7>;
0161                 power-supply = <&reg_3p3v>;
0162                 status = "okay";
0163         };
0164 
0165         lcd_display: disp0 {
0166                 compatible = "fsl,imx-parallel-display";
0167                 #address-cells = <1>;
0168                 #size-cells = <0>;
0169                 interface-pix-fmt = "bgr666";
0170                 pinctrl-names = "default";
0171                 pinctrl-0 = <&pinctrl_j15>;
0172                 status = "okay";
0173 
0174                 port@0 {
0175                         reg = <0>;
0176 
0177                         lcd_display_in: endpoint {
0178                                 remote-endpoint = <&ipu1_di0_disp0>;
0179                         };
0180                 };
0181 
0182                 port@1 {
0183                         reg = <1>;
0184 
0185                         lcd_display_out: endpoint {
0186                                 remote-endpoint = <&lcd_panel_in>;
0187                         };
0188                 };
0189         };
0190 
0191         panel-lcd {
0192                 compatible = "okaya,rs800480t-7x0gp";
0193                 backlight = <&backlight_lcd>;
0194 
0195                 port {
0196                         lcd_panel_in: endpoint {
0197                                 remote-endpoint = <&lcd_display_out>;
0198                         };
0199                 };
0200         };
0201 
0202         panel-lvds0 {
0203                 compatible = "hannstar,hsd100pxn1";
0204                 backlight = <&backlight_lvds>;
0205 
0206                 port {
0207                         panel_in: endpoint {
0208                                 remote-endpoint = <&lvds0_out>;
0209                         };
0210                 };
0211         };
0212 };
0213 
0214 &audmux {
0215         pinctrl-names = "default";
0216         pinctrl-0 = <&pinctrl_audmux>;
0217         status = "okay";
0218 };
0219 
0220 &can1 {
0221         pinctrl-names = "default";
0222         pinctrl-0 = <&pinctrl_can1>;
0223         xceiver-supply = <&reg_can_xcvr>;
0224         status = "okay";
0225 };
0226 
0227 &clks {
0228         assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
0229                           <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
0230         assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
0231                                  <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
0232 };
0233 
0234 &ecspi1 {
0235         cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
0236         pinctrl-names = "default";
0237         pinctrl-0 = <&pinctrl_ecspi1>;
0238         status = "okay";
0239 
0240         flash: flash@0 {
0241                 compatible = "sst,sst25vf016b", "jedec,spi-nor";
0242                 spi-max-frequency = <20000000>;
0243                 reg = <0>;
0244                 #address-cells = <1>;
0245                 #size-cells = <1>;
0246 
0247                 partition@0 {
0248                         label = "bootloader";
0249                         reg = <0x0 0xc0000>;
0250                 };
0251 
0252                 partition@c0000 {
0253                         label = "env";
0254                         reg = <0xc0000 0x2000>;
0255                 };
0256 
0257                 partition@c2000 {
0258                         label = "splash";
0259                         reg = <0xc2000 0x13e000>;
0260                 };
0261         };
0262 };
0263 
0264 &fec {
0265         pinctrl-names = "default";
0266         pinctrl-0 = <&pinctrl_enet>;
0267         phy-mode = "rgmii";
0268         phy-handle = <&ethphy>;
0269         phy-reset-gpios = <&gpio1 27 GPIO_ACTIVE_LOW>;
0270         interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
0271                               <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
0272         fsl,err006687-workaround-present;
0273         status = "okay";
0274 
0275         mdio {
0276                 #address-cells = <1>;
0277                 #size-cells = <0>;
0278 
0279                 ethphy: ethernet-phy {
0280                         compatible = "ethernet-phy-ieee802.3-c22";
0281                         txen-skew-ps = <0>;
0282                         txc-skew-ps = <3000>;
0283                         rxdv-skew-ps = <0>;
0284                         rxc-skew-ps = <3000>;
0285                         rxd0-skew-ps = <0>;
0286                         rxd1-skew-ps = <0>;
0287                         rxd2-skew-ps = <0>;
0288                         rxd3-skew-ps = <0>;
0289                         txd0-skew-ps = <0>;
0290                         txd1-skew-ps = <0>;
0291                         txd2-skew-ps = <0>;
0292                         txd3-skew-ps = <0>;
0293                 };
0294         };
0295 };
0296 
0297 &hdmi {
0298         ddc-i2c-bus = <&i2c2>;
0299         status = "okay";
0300 };
0301 
0302 &i2c1 {
0303         clock-frequency = <100000>;
0304         pinctrl-names = "default";
0305         pinctrl-0 = <&pinctrl_i2c1>;
0306         status = "okay";
0307 
0308         codec: sgtl5000@a {
0309                 compatible = "fsl,sgtl5000";
0310                 reg = <0x0a>;
0311                 clocks = <&clks IMX6QDL_CLK_CKO>;
0312                 VDDA-supply = <&reg_2p5v>;
0313                 VDDIO-supply = <&reg_3p3v>;
0314         };
0315 
0316         rtc: rtc@6f {
0317                 compatible = "isil,isl1208";
0318                 reg = <0x6f>;
0319         };
0320 };
0321 
0322 &i2c2 {
0323         clock-frequency = <100000>;
0324         pinctrl-names = "default";
0325         pinctrl-0 = <&pinctrl_i2c2>;
0326         status = "okay";
0327 };
0328 
0329 &i2c3 {
0330         clock-frequency = <100000>;
0331         pinctrl-names = "default";
0332         pinctrl-0 = <&pinctrl_i2c3>;
0333         status = "okay";
0334 
0335         touchscreen@4 {
0336                 compatible = "eeti,egalax_ts";
0337                 reg = <0x04>;
0338                 interrupt-parent = <&gpio1>;
0339                 interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
0340                 wakeup-gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
0341         };
0342 
0343         touchscreen@38 {
0344                 compatible = "edt,edt-ft5x06";
0345                 reg = <0x38>;
0346                 interrupt-parent = <&gpio1>;
0347                 interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
0348                 wakeup-source;
0349         };
0350 };
0351 
0352 &iomuxc {
0353         pinctrl-names = "default";
0354         pinctrl-0 = <&pinctrl_hog>;
0355 
0356         imx6q-nitrogen6x {
0357                 pinctrl_hog: hoggrp {
0358                         fsl,pins = <
0359                                 /* SGTL5000 sys_mclk */
0360                                 MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x030b0
0361                                 MX6QDL_PAD_GPIO_9__GPIO1_IO09   0x1b0b0
0362                         >;
0363                 };
0364 
0365                 pinctrl_audmux: audmuxgrp {
0366                         fsl,pins = <
0367                                 MX6QDL_PAD_CSI0_DAT7__AUD3_RXD          0x130b0
0368                                 MX6QDL_PAD_CSI0_DAT4__AUD3_TXC          0x130b0
0369                                 MX6QDL_PAD_CSI0_DAT5__AUD3_TXD          0x110b0
0370                                 MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS         0x130b0
0371                         >;
0372                 };
0373 
0374                 pinctrl_can1: can1grp {
0375                         fsl,pins = <
0376                                 MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX        0x1b0b0
0377                                 MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX        0x1b0b0
0378                         >;
0379                 };
0380 
0381                 pinctrl_can_xcvr: can-xcvrgrp {
0382                         fsl,pins = <
0383                                 /* Flexcan XCVR enable */
0384                                 MX6QDL_PAD_GPIO_2__GPIO1_IO02           0x1b0b0
0385                         >;
0386                 };
0387 
0388                 pinctrl_ecspi1: ecspi1grp {
0389                         fsl,pins = <
0390                                 MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
0391                                 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1
0392                                 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1
0393                                 MX6QDL_PAD_EIM_D19__GPIO3_IO19  0x000b1 /* CS */
0394                         >;
0395                 };
0396 
0397                 pinctrl_enet: enetgrp {
0398                         fsl,pins = <
0399                                 MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x100b0
0400                                 MX6QDL_PAD_ENET_MDC__ENET_MDC           0x100b0
0401                                 MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x10030
0402                                 MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x10030
0403                                 MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x10030
0404                                 MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x10030
0405                                 MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x10030
0406                                 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x10030
0407                                 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x100b0
0408                                 MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b030
0409                                 MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x1b030
0410                                 MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x1b030
0411                                 MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b030
0412                                 MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b030
0413                                 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x1b030
0414                                 /* Phy reset */
0415                                 MX6QDL_PAD_ENET_RXD0__GPIO1_IO27        0x000b0
0416                                 MX6QDL_PAD_GPIO_6__ENET_IRQ             0x000b1
0417                         >;
0418                 };
0419 
0420                 pinctrl_gpio_keys: gpio-keysgrp {
0421                         fsl,pins = <
0422                                 /* Power Button */
0423                                 MX6QDL_PAD_NANDF_D3__GPIO2_IO03         0x1b0b0
0424                                 /* Menu Button */
0425                                 MX6QDL_PAD_NANDF_D1__GPIO2_IO01         0x1b0b0
0426                                 /* Home Button */
0427                                 MX6QDL_PAD_NANDF_D4__GPIO2_IO04         0x1b0b0
0428                                 /* Back Button */
0429                                 MX6QDL_PAD_NANDF_D2__GPIO2_IO02         0x1b0b0
0430                                 /* Volume Up Button */
0431                                 MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x1b0b0
0432                                 /* Volume Down Button */
0433                                 MX6QDL_PAD_GPIO_19__GPIO4_IO05          0x1b0b0
0434                         >;
0435                 };
0436 
0437                 pinctrl_i2c1: i2c1grp {
0438                         fsl,pins = <
0439                                 MX6QDL_PAD_EIM_D21__I2C1_SCL            0x4001b8b1
0440                                 MX6QDL_PAD_EIM_D28__I2C1_SDA            0x4001b8b1
0441                         >;
0442                 };
0443 
0444                 pinctrl_i2c2: i2c2grp {
0445                         fsl,pins = <
0446                                 MX6QDL_PAD_KEY_COL3__I2C2_SCL           0x4001b8b1
0447                                 MX6QDL_PAD_KEY_ROW3__I2C2_SDA           0x4001b8b1
0448                         >;
0449                 };
0450 
0451                 pinctrl_i2c3: i2c3grp {
0452                         fsl,pins = <
0453                                 MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
0454                                 MX6QDL_PAD_GPIO_16__I2C3_SDA            0x4001b8b1
0455                         >;
0456                 };
0457 
0458                 pinctrl_j15: j15grp {
0459                         fsl,pins = <
0460                                 MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
0461                                 MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
0462                                 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
0463                                 MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
0464                                 MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
0465                                 MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
0466                                 MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
0467                                 MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
0468                                 MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
0469                                 MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
0470                                 MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
0471                                 MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
0472                                 MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
0473                                 MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
0474                                 MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
0475                                 MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
0476                                 MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
0477                                 MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
0478                                 MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
0479                                 MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
0480                                 MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
0481                                 MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
0482                                 MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
0483                                 MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
0484                                 MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
0485                                 MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
0486                                 MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
0487                                 MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
0488                         >;
0489                 };
0490 
0491                 pinctrl_pwm1: pwm1grp {
0492                         fsl,pins = <
0493                                 MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
0494                         >;
0495                 };
0496 
0497                 pinctrl_pwm3: pwm3grp {
0498                         fsl,pins = <
0499                                 MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
0500                         >;
0501                 };
0502 
0503                 pinctrl_pwm4: pwm4grp {
0504                         fsl,pins = <
0505                                 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
0506                         >;
0507                 };
0508 
0509                 pinctrl_uart1: uart1grp {
0510                         fsl,pins = <
0511                                 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA      0x1b0b1
0512                                 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA      0x1b0b1
0513                         >;
0514                 };
0515 
0516                 pinctrl_uart2: uart2grp {
0517                         fsl,pins = <
0518                                 MX6QDL_PAD_EIM_D26__UART2_TX_DATA       0x1b0b1
0519                                 MX6QDL_PAD_EIM_D27__UART2_RX_DATA       0x1b0b1
0520                         >;
0521                 };
0522 
0523                 pinctrl_usbh1: usbh1grp {
0524                         fsl,pins = <
0525                                 MX6QDL_PAD_GPIO_17__GPIO7_IO12          0x030b0
0526                         >;
0527                 };
0528 
0529                 pinctrl_usbotg: usbotggrp {
0530                         fsl,pins = <
0531                                 MX6QDL_PAD_GPIO_1__USB_OTG_ID   0x17059
0532                                 MX6QDL_PAD_KEY_COL4__USB_OTG_OC 0x1b0b0
0533                                 /* power enable, high active */
0534                                 MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x000b0
0535                         >;
0536                 };
0537 
0538                 pinctrl_usdhc2: usdhc2grp {
0539                         fsl,pins = <
0540                                 MX6QDL_PAD_SD2_CMD__SD2_CMD             0x17071
0541                                 MX6QDL_PAD_SD2_CLK__SD2_CLK             0x10071
0542                                 MX6QDL_PAD_SD2_DAT0__SD2_DATA0          0x17071
0543                                 MX6QDL_PAD_SD2_DAT1__SD2_DATA1          0x17071
0544                                 MX6QDL_PAD_SD2_DAT2__SD2_DATA2          0x17071
0545                                 MX6QDL_PAD_SD2_DAT3__SD2_DATA3          0x17071
0546                         >;
0547                 };
0548 
0549                 pinctrl_usdhc3: usdhc3grp {
0550                         fsl,pins = <
0551                                 MX6QDL_PAD_SD3_CMD__SD3_CMD             0x17059
0552                                 MX6QDL_PAD_SD3_CLK__SD3_CLK             0x10059
0553                                 MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x17059
0554                                 MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x17059
0555                                 MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x17059
0556                                 MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x17059
0557                                 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* CD */
0558                         >;
0559                 };
0560 
0561                 pinctrl_usdhc4: usdhc4grp {
0562                         fsl,pins = <
0563                                 MX6QDL_PAD_SD4_CMD__SD4_CMD             0x17059
0564                                 MX6QDL_PAD_SD4_CLK__SD4_CLK             0x10059
0565                                 MX6QDL_PAD_SD4_DAT0__SD4_DATA0          0x17059
0566                                 MX6QDL_PAD_SD4_DAT1__SD4_DATA1          0x17059
0567                                 MX6QDL_PAD_SD4_DAT2__SD4_DATA2          0x17059
0568                                 MX6QDL_PAD_SD4_DAT3__SD4_DATA3          0x17059
0569                                 MX6QDL_PAD_NANDF_D6__GPIO2_IO06 0x1b0b0 /* CD */
0570                         >;
0571                 };
0572 
0573                 pinctrl_wlan_vmmc: wlan-vmmcgrp {
0574                         fsl,pins = <
0575                                 MX6QDL_PAD_NANDF_CS0__GPIO6_IO11        0x100b0
0576                                 MX6QDL_PAD_NANDF_CS2__GPIO6_IO15        0x000b0
0577                                 MX6QDL_PAD_NANDF_CS3__GPIO6_IO16        0x000b0
0578                                 MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT      0x000b0
0579                         >;
0580                 };
0581         };
0582 };
0583 
0584 &ipu1_di0_disp0 {
0585         remote-endpoint = <&lcd_display_in>;
0586 };
0587 
0588 &ldb {
0589         status = "okay";
0590 
0591         lvds-channel@0 {
0592                 status = "okay";
0593 
0594                 port@4 {
0595                         reg = <4>;
0596 
0597                         lvds0_out: endpoint {
0598                                 remote-endpoint = <&panel_in>;
0599                         };
0600                 };
0601         };
0602 };
0603 
0604 &pcie {
0605         status = "okay";
0606 };
0607 
0608 &pwm1 {
0609         #pwm-cells = <2>;
0610         pinctrl-names = "default";
0611         pinctrl-0 = <&pinctrl_pwm1>;
0612         status = "okay";
0613 };
0614 
0615 &pwm3 {
0616         pinctrl-names = "default";
0617         pinctrl-0 = <&pinctrl_pwm3>;
0618         status = "okay";
0619 };
0620 
0621 &pwm4 {
0622         #pwm-cells = <2>;
0623         pinctrl-names = "default";
0624         pinctrl-0 = <&pinctrl_pwm4>;
0625         status = "okay";
0626 };
0627 
0628 &ssi1 {
0629         status = "okay";
0630 };
0631 
0632 &uart1 {
0633         pinctrl-names = "default";
0634         pinctrl-0 = <&pinctrl_uart1>;
0635         status = "okay";
0636 };
0637 
0638 &uart2 {
0639         pinctrl-names = "default";
0640         pinctrl-0 = <&pinctrl_uart2>;
0641         status = "okay";
0642 };
0643 
0644 &usbh1 {
0645         vbus-supply = <&reg_usb_h1_vbus>;
0646         status = "okay";
0647 };
0648 
0649 &usbotg {
0650         vbus-supply = <&reg_usb_otg_vbus>;
0651         pinctrl-names = "default";
0652         pinctrl-0 = <&pinctrl_usbotg>;
0653         disable-over-current;
0654         status = "okay";
0655 };
0656 
0657 &usdhc2 {
0658         pinctrl-names = "default";
0659         pinctrl-0 = <&pinctrl_usdhc2>;
0660         bus-width = <4>;
0661         non-removable;
0662         vmmc-supply = <&reg_wlan_vmmc>;
0663         cap-power-off-card;
0664         keep-power-in-suspend;
0665         status = "okay";
0666 
0667         #address-cells = <1>;
0668         #size-cells = <0>;
0669         wlcore: wlcore@2 {
0670                 compatible = "ti,wl1271";
0671                 reg = <2>;
0672                 interrupt-parent = <&gpio6>;
0673                 interrupts = <14 IRQ_TYPE_LEVEL_HIGH>;
0674                 ref-clock-frequency = <38400000>;
0675         };
0676 };
0677 
0678 &usdhc3 {
0679         pinctrl-names = "default";
0680         pinctrl-0 = <&pinctrl_usdhc3>;
0681         cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
0682         vmmc-supply = <&reg_3p3v>;
0683         status = "okay";
0684 };
0685 
0686 &usdhc4 {
0687         pinctrl-names = "default";
0688         pinctrl-0 = <&pinctrl_usdhc4>;
0689         cd-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
0690         vmmc-supply = <&reg_3p3v>;
0691         status = "okay";
0692 };