Back to home page

OSCL-LXR

 
 

    


0001 /*
0002  * Copyright 2016 Gateworks Corporation
0003  *
0004  * This file is dual-licensed: you can use it either under the terms
0005  * of the GPL or the X11 license, at your option. Note that this dual
0006  * licensing only applies to this file, and not this project as a
0007  * whole.
0008  *
0009  *  a) This file is free software; you can redistribute it and/or
0010  *     modify it under the terms of the GNU General Public License as
0011  *     published by the Free Software Foundation; either version 2 of
0012  *     the License, or (at your option) any later version.
0013  *
0014  *     This file is distributed in the hope that it will be useful,
0015  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
0016  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
0017  *     GNU General Public License for more details.
0018  *
0019  *     You should have received a copy of the GNU General Public
0020  *     License along with this file; if not, write to the Free
0021  *     Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
0022  *     MA 02110-1301 USA
0023  *
0024  * Or, alternatively,
0025  *
0026  *  b) Permission is hereby granted, free of charge, to any person
0027  *     obtaining a copy of this software and associated documentation
0028  *     files (the "Software"), to deal in the Software without
0029  *     restriction, including without limitation the rights to use,
0030  *     copy, modify, merge, publish, distribute, sublicense, and/or
0031  *     sell copies of the Software, and to permit persons to whom the
0032  *     Software is furnished to do so, subject to the following
0033  *     conditions:
0034  *
0035  *     The above copyright notice and this permission notice shall be
0036  *     included in all copies or substantial portions of the Software.
0037  *
0038  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
0039  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
0040  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
0041  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
0042  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
0043  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
0044  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
0045  *     OTHER DEALINGS IN THE SOFTWARE.
0046  */
0047 
0048 #include <dt-bindings/gpio/gpio.h>
0049 #include <dt-bindings/input/linux-event-codes.h>
0050 #include <dt-bindings/interrupt-controller/irq.h>
0051 
0052 / {
0053         /* these are used by bootloader for disabling nodes */
0054         aliases {
0055                 led0 = &led0;
0056                 led1 = &led1;
0057                 nand = &gpmi;
0058                 usb0 = &usbh1;
0059                 usb1 = &usbotg;
0060         };
0061 
0062         chosen {
0063                 stdout-path = &uart2;
0064         };
0065 
0066         gpio-keys {
0067                 compatible = "gpio-keys";
0068 
0069                 user-pb {
0070                         label = "user_pb";
0071                         gpios = <&gsc_gpio 0 GPIO_ACTIVE_LOW>;
0072                         linux,code = <BTN_0>;
0073                 };
0074 
0075                 user-pb1x {
0076                         label = "user_pb1x";
0077                         linux,code = <BTN_1>;
0078                         interrupt-parent = <&gsc>;
0079                         interrupts = <0>;
0080                 };
0081 
0082                 key-erased {
0083                         label = "key-erased";
0084                         linux,code = <BTN_2>;
0085                         interrupt-parent = <&gsc>;
0086                         interrupts = <1>;
0087                 };
0088 
0089                 eeprom-wp {
0090                         label = "eeprom_wp";
0091                         linux,code = <BTN_3>;
0092                         interrupt-parent = <&gsc>;
0093                         interrupts = <2>;
0094                 };
0095 
0096                 tamper {
0097                         label = "tamper";
0098                         linux,code = <BTN_4>;
0099                         interrupt-parent = <&gsc>;
0100                         interrupts = <5>;
0101                 };
0102 
0103                 switch-hold {
0104                         label = "switch_hold";
0105                         linux,code = <BTN_5>;
0106                         interrupt-parent = <&gsc>;
0107                         interrupts = <7>;
0108                 };
0109         };
0110 
0111         leds {
0112                 compatible = "gpio-leds";
0113                 pinctrl-names = "default";
0114                 pinctrl-0 = <&pinctrl_gpio_leds>;
0115 
0116                 led0: user1 {
0117                         label = "user1";
0118                         gpios = <&gpio4 10 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDG */
0119                         default-state = "on";
0120                         linux,default-trigger = "heartbeat";
0121                 };
0122 
0123                 led1: user2 {
0124                         label = "user2";
0125                         gpios = <&gpio4 11 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDR */
0126                         default-state = "off";
0127                 };
0128         };
0129 
0130         memory@10000000 {
0131                 device_type = "memory";
0132                 reg = <0x10000000 0x20000000>;
0133         };
0134 
0135         pps {
0136                 compatible = "pps-gpio";
0137                 pinctrl-names = "default";
0138                 pinctrl-0 = <&pinctrl_pps>;
0139                 gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
0140                 status = "okay";
0141         };
0142 
0143         reg_5p0v: regulator-5p0v {
0144                 compatible = "regulator-fixed";
0145                 regulator-name = "5P0V";
0146                 regulator-min-microvolt = <5000000>;
0147                 regulator-max-microvolt = <5000000>;
0148                 regulator-always-on;
0149         };
0150 
0151         reg_usb_otg_vbus: regulator-usb-otg-vbus {
0152                 compatible = "regulator-fixed";
0153                 regulator-name = "usb_otg_vbus";
0154                 regulator-min-microvolt = <5000000>;
0155                 regulator-max-microvolt = <5000000>;
0156                 gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
0157                 enable-active-high;
0158         };
0159 };
0160 
0161 &gpmi {
0162         pinctrl-names = "default";
0163         pinctrl-0 = <&pinctrl_gpmi_nand>;
0164         status = "okay";
0165 };
0166 
0167 &hdmi {
0168         pinctrl-names = "default";
0169         pinctrl-0 = <&pinctrl_hdmi>;
0170         ddc-i2c-bus = <&i2c3>;
0171         status = "okay";
0172 };
0173 
0174 &i2c1 {
0175         clock-frequency = <100000>;
0176         pinctrl-names = "default";
0177         pinctrl-0 = <&pinctrl_i2c1>;
0178         status = "okay";
0179 
0180         gsc: gsc@20 {
0181                 compatible = "gw,gsc";
0182                 reg = <0x20>;
0183                 interrupt-parent = <&gpio1>;
0184                 interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
0185                 interrupt-controller;
0186                 #interrupt-cells = <1>;
0187                 #size-cells = <0>;
0188 
0189                 adc {
0190                         compatible = "gw,gsc-adc";
0191                         #address-cells = <1>;
0192                         #size-cells = <0>;
0193 
0194                         channel@0 {
0195                                 gw,mode = <0>;
0196                                 reg = <0x00>;
0197                                 label = "temp";
0198                         };
0199 
0200                         channel@2 {
0201                                 gw,mode = <1>;
0202                                 reg = <0x02>;
0203                                 label = "vdd_vin";
0204                         };
0205 
0206                         channel@5 {
0207                                 gw,mode = <1>;
0208                                 reg = <0x05>;
0209                                 label = "vdd_3p3";
0210                         };
0211 
0212                         channel@8 {
0213                                 gw,mode = <1>;
0214                                 reg = <0x08>;
0215                                 label = "vdd_bat";
0216                         };
0217 
0218                         channel@b {
0219                                 gw,mode = <1>;
0220                                 reg = <0x0b>;
0221                                 label = "vdd_5p0";
0222                         };
0223 
0224                         channel@e {
0225                                 gw,mode = <1>;
0226                                 reg = <0xe>;
0227                                 label = "vdd_arm";
0228                         };
0229 
0230                         channel@11 {
0231                                 gw,mode = <1>;
0232                                 reg = <0x11>;
0233                                 label = "vdd_soc";
0234                         };
0235 
0236                         channel@14 {
0237                                 gw,mode = <1>;
0238                                 reg = <0x14>;
0239                                 label = "vdd_3p0";
0240                         };
0241 
0242                         channel@17 {
0243                                 gw,mode = <1>;
0244                                 reg = <0x17>;
0245                                 label = "vdd_1p5";
0246                         };
0247 
0248                         channel@1d {
0249                                 gw,mode = <1>;
0250                                 reg = <0x1d>;
0251                                 label = "vdd_1p8a";
0252                         };
0253 
0254                         channel@20 {
0255                                 gw,mode = <1>;
0256                                 reg = <0x20>;
0257                                 label = "vdd_1p0b";
0258                         };
0259 
0260                         channel@26 {
0261                                 gw,mode = <1>;
0262                                 reg = <0x26>;
0263                                 label = "vdd_an1";
0264                         };
0265                 };
0266         };
0267 
0268         gsc_gpio: gpio@23 {
0269                 compatible = "nxp,pca9555";
0270                 reg = <0x23>;
0271                 gpio-controller;
0272                 #gpio-cells = <2>;
0273                 interrupt-parent = <&gsc>;
0274                 interrupts = <4>;
0275         };
0276 
0277         eeprom1: eeprom@50 {
0278                 compatible = "atmel,24c02";
0279                 reg = <0x50>;
0280                 pagesize = <16>;
0281         };
0282 
0283         eeprom2: eeprom@51 {
0284                 compatible = "atmel,24c02";
0285                 reg = <0x51>;
0286                 pagesize = <16>;
0287         };
0288 
0289         eeprom3: eeprom@52 {
0290                 compatible = "atmel,24c02";
0291                 reg = <0x52>;
0292                 pagesize = <16>;
0293         };
0294 
0295         eeprom4: eeprom@53 {
0296                 compatible = "atmel,24c02";
0297                 reg = <0x53>;
0298                 pagesize = <16>;
0299         };
0300 
0301         rtc: ds1672@68 {
0302                 compatible = "dallas,ds1672";
0303                 reg = <0x68>;
0304         };
0305 };
0306 
0307 &i2c2 {
0308         clock-frequency = <100000>;
0309         pinctrl-names = "default";
0310         pinctrl-0 = <&pinctrl_i2c2>;
0311         status = "okay";
0312 
0313         magn@1c {
0314                 compatible = "st,lsm9ds1-magn";
0315                 reg = <0x1c>;
0316                 pinctrl-names = "default";
0317                 pinctrl-0 = <&pinctrl_mag>;
0318                 interrupt-parent = <&gpio1>;
0319                 interrupts = <2 IRQ_TYPE_EDGE_RISING>;
0320         };
0321 
0322         imu@6a {
0323                 compatible = "st,lsm9ds1-imu";
0324                 reg = <0x6a>;
0325                 st,drdy-int-pin = <1>;
0326                 pinctrl-names = "default";
0327                 pinctrl-0 = <&pinctrl_imu>;
0328                 interrupt-parent = <&gpio7>;
0329                 interrupts = <13 IRQ_TYPE_LEVEL_HIGH>;
0330         };
0331 
0332         ltc3676: pmic@3c {
0333                 compatible = "lltc,ltc3676";
0334                 reg = <0x3c>;
0335                 pinctrl-names = "default";
0336                 pinctrl-0 = <&pinctrl_pmic>;
0337                 interrupt-parent = <&gpio1>;
0338                 interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
0339 
0340                 regulators {
0341                         /* VDD_SOC (1+R1/R2 = 1.635) */
0342                         reg_vdd_soc: sw1 {
0343                                 regulator-name = "vddsoc";
0344                                 regulator-min-microvolt = <674400>;
0345                                 regulator-max-microvolt = <1308000>;
0346                                 lltc,fb-voltage-divider = <127000 200000>;
0347                                 regulator-ramp-delay = <7000>;
0348                                 regulator-boot-on;
0349                                 regulator-always-on;
0350                         };
0351 
0352                         /* VDD_DDR (1+R1/R2 = 2.105) */
0353                         reg_vdd_ddr: sw2 {
0354                                 regulator-name = "vddddr";
0355                                 regulator-min-microvolt = <868310>;
0356                                 regulator-max-microvolt = <1684000>;
0357                                 lltc,fb-voltage-divider = <221000 200000>;
0358                                 regulator-ramp-delay = <7000>;
0359                                 regulator-boot-on;
0360                                 regulator-always-on;
0361                         };
0362 
0363                         /* VDD_ARM (1+R1/R2 = 1.635) */
0364                         reg_vdd_arm: sw3 {
0365                                 regulator-name = "vddarm";
0366                                 regulator-min-microvolt = <674400>;
0367                                 regulator-max-microvolt = <1308000>;
0368                                 lltc,fb-voltage-divider = <127000 200000>;
0369                                 regulator-ramp-delay = <7000>;
0370                                 regulator-boot-on;
0371                                 regulator-always-on;
0372                         };
0373 
0374                         /* VDD_3P3 (1+R1/R2 = 1.281) */
0375                         reg_3p3v: sw4 {
0376                                 regulator-name = "vdd3p3";
0377                                 regulator-min-microvolt = <1880000>;
0378                                 regulator-max-microvolt = <3647000>;
0379                                 lltc,fb-voltage-divider = <200000 56200>;
0380                                 regulator-ramp-delay = <7000>;
0381                                 regulator-boot-on;
0382                                 regulator-always-on;
0383                         };
0384 
0385                         /* VDD_1P8a (1+R1/R2 = 2.505): Analog Video Decoder */
0386                         reg_1p8a: ldo2 {
0387                                 regulator-name = "vdd1p8a";
0388                                 regulator-min-microvolt = <1816125>;
0389                                 regulator-max-microvolt = <1816125>;
0390                                 lltc,fb-voltage-divider = <301000 200000>;
0391                                 regulator-boot-on;
0392                                 regulator-always-on;
0393                         };
0394 
0395                         /* VDD_1P8b: microSD VDD_1P8 */
0396                         reg_1p8b: ldo3 {
0397                                 regulator-name = "vdd1p8b";
0398                                 regulator-min-microvolt = <1800000>;
0399                                 regulator-max-microvolt = <1800000>;
0400                                 regulator-boot-on;
0401                         };
0402 
0403                         /* VDD_HIGH (1+R1/R2 = 4.17) */
0404                         reg_3p0v: ldo4 {
0405                                 regulator-name = "vdd3p0";
0406                                 regulator-min-microvolt = <3023250>;
0407                                 regulator-max-microvolt = <3023250>;
0408                                 lltc,fb-voltage-divider = <634000 200000>;
0409                                 regulator-boot-on;
0410                                 regulator-always-on;
0411                         };
0412                 };
0413         };
0414 };
0415 
0416 &i2c3 {
0417         clock-frequency = <100000>;
0418         pinctrl-names = "default";
0419         pinctrl-0 = <&pinctrl_i2c3>;
0420         status = "okay";
0421 
0422         adv7180: camera@20 {
0423                 compatible = "adi,adv7180";
0424                 pinctrl-names = "default";
0425                 pinctrl-0 = <&pinctrl_adv7180>;
0426                 reg = <0x20>;
0427                 powerdown-gpios = <&gpio5 20 GPIO_ACTIVE_LOW>;
0428                 interrupt-parent = <&gpio5>;
0429                 interrupts = <23 IRQ_TYPE_LEVEL_LOW>;
0430 
0431                 port {
0432                         adv7180_to_ipu1_csi0_mux: endpoint {
0433                                 remote-endpoint = <&ipu1_csi0_mux_from_parallel_sensor>;
0434                                 bus-width = <8>;
0435                         };
0436                 };
0437         };
0438 };
0439 
0440 &ipu1_csi0_from_ipu1_csi0_mux {
0441         bus-width = <8>;
0442 };
0443 
0444 &ipu1_csi0_mux_from_parallel_sensor {
0445         remote-endpoint = <&adv7180_to_ipu1_csi0_mux>;
0446         bus-width = <8>;
0447 };
0448 
0449 &ipu1_csi0 {
0450         pinctrl-names = "default";
0451         pinctrl-0 = <&pinctrl_ipu1_csi0>;
0452 };
0453 
0454 &pcie {
0455         pinctrl-names = "default";
0456         pinctrl-0 = <&pinctrl_pcie>;
0457         reset-gpio = <&gpio1 0 GPIO_ACTIVE_LOW>;
0458         status = "okay";
0459 };
0460 
0461 &pwm2 {
0462         pinctrl-names = "default";
0463         pinctrl-0 = <&pinctrl_pwm2>; /* MX6_DIO1 */
0464         status = "disabled";
0465 };
0466 
0467 &pwm3 {
0468         pinctrl-names = "default";
0469         pinctrl-0 = <&pinctrl_pwm3>; /* MX6_DIO2 */
0470         status = "disabled";
0471 };
0472 
0473 &pwm4 {
0474         pinctrl-names = "default";
0475         pinctrl-0 = <&pinctrl_pwm4>; /* MX6_DIO3 */
0476         status = "disabled";
0477 };
0478 
0479 &uart2 {
0480         pinctrl-names = "default";
0481         pinctrl-0 = <&pinctrl_uart2>;
0482         status = "okay";
0483 };
0484 
0485 &uart3 {
0486         pinctrl-names = "default";
0487         pinctrl-0 = <&pinctrl_uart3>;
0488         status = "okay";
0489 };
0490 
0491 &uart4 {
0492         pinctrl-names = "default";
0493         pinctrl-0 = <&pinctrl_uart4>;
0494         status = "okay";
0495 };
0496 
0497 &uart5 {
0498         pinctrl-names = "default";
0499         pinctrl-0 = <&pinctrl_uart5>;
0500         status = "okay";
0501 };
0502 
0503 &usbh1 {
0504         status = "okay";
0505 };
0506 
0507 &usbotg {
0508         vbus-supply = <&reg_usb_otg_vbus>;
0509         pinctrl-names = "default";
0510         pinctrl-0 = <&pinctrl_usbotg>;
0511         disable-over-current;
0512         status = "okay";
0513 };
0514 
0515 &usdhc3 {
0516         pinctrl-names = "default", "state_100mhz", "state_200mhz";
0517         pinctrl-0 = <&pinctrl_usdhc3>;
0518         pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
0519         pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
0520         cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
0521         status = "okay";
0522 };
0523 
0524 &wdog1 {
0525         pinctrl-names = "default";
0526         pinctrl-0 = <&pinctrl_wdog>;
0527         fsl,ext-reset-output;
0528 };
0529 
0530 &iomuxc {
0531         pinctrl_adv7180: adv7180grp {
0532                 fsl,pins = <
0533                         MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23        0x0001b0b0
0534                         MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x4001b0b0
0535                 >;
0536         };
0537 
0538         pinctrl_gpmi_nand: gpminandgrp {
0539                 fsl,pins = <
0540                         MX6QDL_PAD_NANDF_CLE__NAND_CLE          0xb0b1
0541                         MX6QDL_PAD_NANDF_ALE__NAND_ALE          0xb0b1
0542                         MX6QDL_PAD_NANDF_WP_B__NAND_WP_B        0xb0b1
0543                         MX6QDL_PAD_NANDF_RB0__NAND_READY_B      0xb000
0544                         MX6QDL_PAD_NANDF_CS0__NAND_CE0_B        0xb0b1
0545                         MX6QDL_PAD_SD4_CMD__NAND_RE_B           0xb0b1
0546                         MX6QDL_PAD_SD4_CLK__NAND_WE_B           0xb0b1
0547                         MX6QDL_PAD_NANDF_D0__NAND_DATA00        0xb0b1
0548                         MX6QDL_PAD_NANDF_D1__NAND_DATA01        0xb0b1
0549                         MX6QDL_PAD_NANDF_D2__NAND_DATA02        0xb0b1
0550                         MX6QDL_PAD_NANDF_D3__NAND_DATA03        0xb0b1
0551                         MX6QDL_PAD_NANDF_D4__NAND_DATA04        0xb0b1
0552                         MX6QDL_PAD_NANDF_D5__NAND_DATA05        0xb0b1
0553                         MX6QDL_PAD_NANDF_D6__NAND_DATA06        0xb0b1
0554                         MX6QDL_PAD_NANDF_D7__NAND_DATA07        0xb0b1
0555                 >;
0556         };
0557 
0558         pinctrl_hdmi: hdmigrp {
0559                 fsl,pins = <
0560                         MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE    0x1f8b0
0561                 >;
0562         };
0563 
0564         pinctrl_i2c1: i2c1grp {
0565                 fsl,pins = <
0566                         MX6QDL_PAD_EIM_D21__I2C1_SCL            0x4001b8b1
0567                         MX6QDL_PAD_EIM_D28__I2C1_SDA            0x4001b8b1
0568                         MX6QDL_PAD_GPIO_4__GPIO1_IO04           0xb0b1
0569                 >;
0570         };
0571 
0572         pinctrl_i2c2: i2c2grp {
0573                 fsl,pins = <
0574                         MX6QDL_PAD_KEY_COL3__I2C2_SCL           0x4001b8b1
0575                         MX6QDL_PAD_KEY_ROW3__I2C2_SDA           0x4001b8b1
0576                 >;
0577         };
0578 
0579         pinctrl_i2c3: i2c3grp {
0580                 fsl,pins = <
0581                         MX6QDL_PAD_GPIO_3__I2C3_SCL             0x4001b8b1
0582                         MX6QDL_PAD_GPIO_6__I2C3_SDA             0x4001b8b1
0583                 >;
0584         };
0585 
0586         pinctrl_imu: imugrp {
0587                 fsl,pins = <
0588                         MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x1b0b0
0589                 >;
0590         };
0591 
0592         pinctrl_ipu1_csi0: ipu1csi0grp {
0593                 fsl,pins = <
0594                         MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x1b0b0
0595                         MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x1b0b0
0596                         MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x1b0b0
0597                         MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x1b0b0
0598                         MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x1b0b0
0599                         MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x1b0b0
0600                         MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x1b0b0
0601                         MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x1b0b0
0602                         MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x1b0b0
0603                         MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x1b0b0
0604                         MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x1b0b0
0605                 >;
0606         };
0607 
0608         pinctrl_gpio_leds: gpioledsgrp {
0609                 fsl,pins = <
0610                         MX6QDL_PAD_KEY_COL2__GPIO4_IO10         0x1b0b0
0611                         MX6QDL_PAD_KEY_ROW2__GPIO4_IO11         0x1b0b0
0612                 >;
0613         };
0614 
0615         pinctrl_mag: maggrp {
0616                 fsl,pins = <
0617                         MX6QDL_PAD_GPIO_2__GPIO1_IO02           0x1b0b0
0618                 >;
0619         };
0620 
0621         pinctrl_pcie: pciegrp {
0622                 fsl,pins = <
0623                         MX6QDL_PAD_GPIO_0__GPIO1_IO00           0x1b0b0
0624                         MX6QDL_PAD_GPIO_17__GPIO7_IO12          0x4001b0b0 /* PCIESKT_WDIS# */
0625                 >;
0626         };
0627 
0628         pinctrl_pmic: pmicgrp {
0629                 fsl,pins = <
0630                         MX6QDL_PAD_GPIO_8__GPIO1_IO08           0x0001b0b0 /* PMIC_IRQ# */
0631                 >;
0632         };
0633 
0634         pinctrl_pps: ppsgrp {
0635                 fsl,pins = <
0636                         MX6QDL_PAD_ENET_RXD1__GPIO1_IO26        0x1b0b1
0637                 >;
0638         };
0639 
0640         pinctrl_pwm2: pwm2grp {
0641                 fsl,pins = <
0642                         MX6QDL_PAD_SD1_DAT2__PWM2_OUT           0x1b0b1
0643                 >;
0644         };
0645 
0646         pinctrl_pwm3: pwm3grp {
0647                 fsl,pins = <
0648                         MX6QDL_PAD_SD4_DAT1__PWM3_OUT           0x1b0b1
0649                 >;
0650         };
0651 
0652         pinctrl_pwm4: pwm4grp {
0653                 fsl,pins = <
0654                         MX6QDL_PAD_SD1_CMD__PWM4_OUT            0x1b0b1
0655                 >;
0656         };
0657 
0658         pinctrl_uart2: uart2grp {
0659                 fsl,pins = <
0660                         MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA      0x1b0b1
0661                         MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA      0x1b0b1
0662                 >;
0663         };
0664 
0665         pinctrl_uart3: uart3grp {
0666                 fsl,pins = <
0667                         MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
0668                         MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
0669                 >;
0670         };
0671 
0672         pinctrl_uart4: uart4grp {
0673                 fsl,pins = <
0674                         MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
0675                         MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
0676                 >;
0677         };
0678 
0679         pinctrl_uart5: uart5grp {
0680                 fsl,pins = <
0681                         MX6QDL_PAD_KEY_COL1__UART5_TX_DATA      0x1b0b1
0682                         MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA      0x1b0b1
0683                 >;
0684         };
0685 
0686         pinctrl_usbotg: usbotggrp {
0687                 fsl,pins = <
0688                         MX6QDL_PAD_GPIO_1__USB_OTG_ID           0x17059
0689                         MX6QDL_PAD_EIM_D22__GPIO3_IO22          0x1b0b0 /* OTG_PWR_EN */
0690                         MX6QDL_PAD_KEY_COL4__USB_OTG_OC         0x17059
0691                 >;
0692         };
0693 
0694         pinctrl_usdhc3: usdhc3grp {
0695                 fsl,pins = <
0696                         MX6QDL_PAD_SD3_CMD__SD3_CMD             0x17059
0697                         MX6QDL_PAD_SD3_CLK__SD3_CLK             0x10059
0698                         MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x17059
0699                         MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x17059
0700                         MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x17059
0701                         MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x17059
0702                         MX6QDL_PAD_SD3_DAT5__GPIO7_IO00         0x17059 /* CD */
0703                         MX6QDL_PAD_NANDF_CS1__SD3_VSELECT       0x17059
0704                 >;
0705         };
0706 
0707         pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
0708                 fsl,pins = <
0709                         MX6QDL_PAD_SD3_CMD__SD3_CMD             0x170b9
0710                         MX6QDL_PAD_SD3_CLK__SD3_CLK             0x100b9
0711                         MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x170b9
0712                         MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x170b9
0713                         MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x170b9
0714                         MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x170b9
0715                         MX6QDL_PAD_SD3_DAT5__GPIO7_IO00         0x170b9 /* CD */
0716                         MX6QDL_PAD_NANDF_CS1__SD3_VSELECT       0x170b9
0717                 >;
0718         };
0719 
0720         pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
0721                 fsl,pins = <
0722                         MX6QDL_PAD_SD3_CMD__SD3_CMD             0x170f9
0723                         MX6QDL_PAD_SD3_CLK__SD3_CLK             0x100f9
0724                         MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x170f9
0725                         MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x170f9
0726                         MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x170f9
0727                         MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x170f9
0728                         MX6QDL_PAD_SD3_DAT5__GPIO7_IO00         0x170f9 /* CD */
0729                         MX6QDL_PAD_NANDF_CS1__SD3_VSELECT       0x170f9
0730                 >;
0731         };
0732 
0733         pinctrl_wdog: wdoggrp {
0734                 fsl,pins = <
0735                         MX6QDL_PAD_DISP0_DAT8__WDOG1_B          0x1b0b0
0736                 >;
0737         };
0738 };