Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * Copyright 2013 Eukréa Electromatique <denis@eukrea.com>
0004  */
0005 
0006 /dts-v1/;
0007 
0008 #include <dt-bindings/gpio/gpio.h>
0009 #include <dt-bindings/input/input.h>
0010 #include "imx35-eukrea-cpuimx35.dtsi"
0011 
0012 / {
0013         model = "Eukrea CPUIMX35";
0014         compatible = "eukrea,mbimxsd35-baseboard", "eukrea,cpuimx35", "fsl,imx35";
0015 
0016         gpio_keys {
0017                 compatible = "gpio-keys";
0018                 pinctrl-names = "default";
0019                 pinctrl-0 = <&pinctrl_bp1>;
0020 
0021                 bp1 {
0022                         label = "BP1";
0023                         gpios = <&gpio3 25 GPIO_ACTIVE_LOW>;
0024                         linux,code = <BTN_MISC>;
0025                         wakeup-source;
0026                         linux,input-type = <1>;
0027                 };
0028         };
0029 
0030         leds {
0031                 compatible = "gpio-leds";
0032                 pinctrl-names = "default";
0033                 pinctrl-0 = <&pinctrl_led1>;
0034 
0035                 led1 {
0036                         label = "led1";
0037                         gpios = <&gpio3 29 GPIO_ACTIVE_LOW>;
0038                         linux,default-trigger = "heartbeat";
0039                 };
0040         };
0041 
0042         sound {
0043                 compatible = "eukrea,asoc-tlv320";
0044                 eukrea,model = "imx35-eukrea-tlv320aic23";
0045                 ssi-controller = <&ssi1>;
0046                 fsl,mux-int-port = <1>;
0047                 fsl,mux-ext-port = <4>;
0048         };
0049 };
0050 
0051 &audmux {
0052         pinctrl-names = "default";
0053         pinctrl-0 = <&pinctrl_audmux>;
0054         status = "okay";
0055 };
0056 
0057 &esdhc1 {
0058         pinctrl-names = "default";
0059         pinctrl-0 = <&pinctrl_esdhc1>;
0060         cd-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>;
0061         status = "okay";
0062 };
0063 
0064 &i2c1 {
0065         tlv320aic23: codec@1a {
0066                 compatible = "ti,tlv320aic23";
0067                 reg = <0x1a>;
0068         };
0069 };
0070 
0071 &iomuxc {
0072         imx35-eukrea {
0073                 pinctrl_audmux: audmuxgrp {
0074                         fsl,pins = <
0075                                 MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS       0x80000000
0076                                 MX35_PAD_STXD4__AUDMUX_AUD4_TXD         0x80000000
0077                                 MX35_PAD_SRXD4__AUDMUX_AUD4_RXD         0x80000000
0078                                 MX35_PAD_SCK4__AUDMUX_AUD4_TXC          0x80000000
0079                         >;
0080                 };
0081 
0082                 pinctrl_bp1: bp1grp {
0083                         fsl,pins = <MX35_PAD_LD19__GPIO3_25  0x80000000>;
0084                 };
0085 
0086                 pinctrl_esdhc1: esdhc1grp {
0087                         fsl,pins = <
0088                                 MX35_PAD_SD1_CMD__ESDHC1_CMD            0x80000000
0089                                 MX35_PAD_SD1_CLK__ESDHC1_CLK            0x80000000
0090                                 MX35_PAD_SD1_DATA0__ESDHC1_DAT0         0x80000000
0091                                 MX35_PAD_SD1_DATA1__ESDHC1_DAT1         0x80000000
0092                                 MX35_PAD_SD1_DATA2__ESDHC1_DAT2         0x80000000
0093                                 MX35_PAD_SD1_DATA3__ESDHC1_DAT3         0x80000000
0094                                 MX35_PAD_LD18__GPIO3_24                 0x80000000 /* CD */
0095                         >;
0096                 };
0097 
0098                 pinctrl_led1: led1grp {
0099                         fsl,pins = <MX35_PAD_LD23__GPIO3_29  0x80000000>;
0100                 };
0101 
0102                 pinctrl_reg_lcd_3v3: reg-lcd-3v3 {
0103                         fsl,pins = <MX35_PAD_D3_CLS__GPIO1_4 0x80000000>;
0104                 };
0105 
0106                 pinctrl_uart1: uart1grp {
0107                         fsl,pins = <
0108                                 MX35_PAD_TXD1__UART1_TXD_MUX            0x1c5
0109                                 MX35_PAD_RXD1__UART1_RXD_MUX            0x1c5
0110                                 MX35_PAD_CTS1__UART1_CTS                0x1c5
0111                                 MX35_PAD_RTS1__UART1_RTS                0x1c5
0112                         >;
0113                 };
0114 
0115                 pinctrl_uart2: uart2grp {
0116                         fsl,pins = <
0117                                 MX35_PAD_RXD2__UART2_RXD_MUX            0x1c5
0118                                 MX35_PAD_TXD2__UART2_TXD_MUX            0x1c5
0119                                 MX35_PAD_RTS2__UART2_RTS                0x1c5
0120                                 MX35_PAD_CTS2__UART2_CTS                0x1c5
0121                         >;
0122                 };
0123         };
0124 };
0125 
0126 &ssi1 {
0127         codec-handle = <&tlv320aic23>;
0128         status = "okay";
0129 };
0130 
0131 &uart1 {
0132         pinctrl-names = "default";
0133         pinctrl-0 = <&pinctrl_uart1>;
0134         uart-has-rtscts;
0135         status = "okay";
0136 };
0137 
0138 &uart2 {
0139         pinctrl-names = "default";
0140         pinctrl-0 = <&pinctrl_uart2>;
0141         uart-has-rtscts;
0142         status = "okay";
0143 };
0144 
0145 &usbhost1 {
0146         phy_type = "serial";
0147         dr_mode = "host";
0148         status = "okay";
0149 };
0150 
0151 &usbotg {
0152         phy_type = "utmi";
0153         dr_mode = "otg";
0154         external-vbus-divider;
0155         status = "okay";
0156 };