Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * Copyright 2012 Sascha Hauer, Pengutronix
0004  */
0005 
0006 /dts-v1/;
0007 #include "imx25.dtsi"
0008 
0009 / {
0010         model = "Ka-Ro TX25";
0011         compatible = "karo,imx25-tx25", "fsl,imx25";
0012 
0013         chosen {
0014                 stdout-path = &uart1;
0015         };
0016 
0017         regulators {
0018                 compatible = "simple-bus";
0019                 #address-cells = <1>;
0020                 #size-cells = <0>;
0021 
0022                 reg_fec_phy: regulator@0 {
0023                         compatible = "regulator-fixed";
0024                         reg = <0>;
0025                         regulator-name = "fec-phy";
0026                         regulator-min-microvolt = <3300000>;
0027                         regulator-max-microvolt = <3300000>;
0028                         gpio = <&gpio4 9 0>;
0029                         enable-active-high;
0030                 };
0031         };
0032 
0033         memory@80000000 {
0034                 device_type = "memory";
0035                 reg = <0x80000000 0x02000000 0x90000000 0x02000000>;
0036         };
0037 };
0038 
0039 &iomuxc {
0040         pinctrl_uart1: uart1grp {
0041                 fsl,pins = <
0042                         MX25_PAD_UART1_TXD__UART1_TXD 0x80000000
0043                         MX25_PAD_UART1_RXD__UART1_RXD 0x80000000
0044                         MX25_PAD_UART1_CTS__UART1_CTS 0x80000000
0045                         MX25_PAD_UART1_RTS__UART1_RTS 0x80000000
0046                 >;
0047         };
0048 
0049         pinctrl_fec: fecgrp {
0050                 fsl,pins = <
0051                         MX25_PAD_D11__GPIO_4_9          0x80000000 /* FEC PHY power on pin */
0052                         MX25_PAD_D13__GPIO_4_7          0x80000000 /* FEC reset */
0053                         MX25_PAD_FEC_MDC__FEC_MDC       0x80000000
0054                         MX25_PAD_FEC_MDIO__FEC_MDIO     0x80000000
0055                         MX25_PAD_FEC_TDATA0__FEC_TDATA0 0x80000000
0056                         MX25_PAD_FEC_TDATA1__FEC_TDATA1 0x80000000
0057                         MX25_PAD_FEC_TX_EN__FEC_TX_EN   0x80000000
0058                         MX25_PAD_FEC_RDATA0__FEC_RDATA0 0x80000000
0059                         MX25_PAD_FEC_RDATA1__FEC_RDATA1 0x80000000
0060                         MX25_PAD_FEC_RX_DV__FEC_RX_DV   0x80000000
0061                         MX25_PAD_FEC_TX_CLK__FEC_TX_CLK 0x80000000
0062                 >;
0063         };
0064 
0065         pinctrl_nfc: nfcgrp {
0066                 fsl,pins = <
0067                         MX25_PAD_NF_CE0__NF_CE0         0x80000000
0068                         MX25_PAD_NFWE_B__NFWE_B         0x80000000
0069                         MX25_PAD_NFRE_B__NFRE_B         0x80000000
0070                         MX25_PAD_NFALE__NFALE           0x80000000
0071                         MX25_PAD_NFCLE__NFCLE           0x80000000
0072                         MX25_PAD_NFWP_B__NFWP_B         0x80000000
0073                         MX25_PAD_NFRB__NFRB             0x80000000
0074                         MX25_PAD_D7__D7                 0x80000000
0075                         MX25_PAD_D6__D6                 0x80000000
0076                         MX25_PAD_D5__D5                 0x80000000
0077                         MX25_PAD_D4__D4                 0x80000000
0078                         MX25_PAD_D3__D3                 0x80000000
0079                         MX25_PAD_D2__D2                 0x80000000
0080                         MX25_PAD_D1__D1                 0x80000000
0081                         MX25_PAD_D0__D0                 0x80000000
0082                 >;
0083         };
0084 };
0085 
0086 &uart1 {
0087         pinctrl-names = "default";
0088         pinctrl-0 = <&pinctrl_uart1>;
0089         status = "okay";
0090 };
0091 
0092 &fec {
0093         pinctrl-names = "default";
0094         pinctrl-0 = <&pinctrl_fec>;
0095         phy-reset-gpios = <&gpio3 7 GPIO_ACTIVE_LOW>;
0096         phy-mode = "rmii";
0097         phy-supply = <&reg_fec_phy>;
0098         status = "okay";
0099 };
0100 
0101 &nfc {
0102         pinctrl-names = "default";
0103         pinctrl-0 = <&pinctrl_nfc>;
0104         nand-on-flash-bbt;
0105         nand-ecc-mode = "hw";
0106         nand-bus-width = <8>;
0107         status = "okay";
0108 };