Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0
0002 /*
0003  * Hardkernel Odroid XU4 board device tree source
0004  *
0005  * Copyright (c) 2015 Krzysztof Kozlowski
0006  * Copyright (c) 2014 Collabora Ltd.
0007  * Copyright (c) 2013-2015 Samsung Electronics Co., Ltd.
0008  *              http://www.samsung.com
0009  */
0010 
0011 /dts-v1/;
0012 #include <dt-bindings/leds/common.h>
0013 #include <dt-bindings/sound/samsung-i2s.h>
0014 #include "exynos5422-odroidxu3-common.dtsi"
0015 
0016 / {
0017         model = "Hardkernel Odroid XU4";
0018         compatible = "hardkernel,odroid-xu4", "samsung,exynos5800", \
0019                      "samsung,exynos5";
0020 
0021         led-controller {
0022                 compatible = "pwm-leds";
0023 
0024                 led-1 {
0025                         function = LED_FUNCTION_HEARTBEAT;
0026                         color = <LED_COLOR_ID_BLUE>;
0027                         pwms = <&pwm 2 2000000 0>;
0028                         pwm-names = "pwm2";
0029                         max-brightness = <255>;
0030                         linux,default-trigger = "heartbeat";
0031                 };
0032         };
0033 
0034         sound: sound {
0035                 compatible = "samsung,odroid-xu3-audio";
0036                 model = "Odroid-XU4";
0037 
0038                 samsung,audio-routing = "I2S Playback", "Mixer DAI TX";
0039 
0040                 cpu {
0041                         sound-dai = <&i2s0 0>, <&i2s0 1>;
0042                 };
0043 
0044                 codec {
0045                         sound-dai = <&hdmi>;
0046                 };
0047         };
0048 };
0049 
0050 &i2s0 {
0051         status = "okay";
0052 
0053         assigned-clocks = <&clock CLK_MOUT_EPLL>,
0054                           <&clock CLK_MOUT_MAU_EPLL>,
0055                           <&clock CLK_MOUT_USER_MAU_EPLL>,
0056                           <&clock_audss EXYNOS_MOUT_AUDSS>,
0057                           <&clock_audss EXYNOS_MOUT_I2S>,
0058                           <&i2s0 CLK_I2S_RCLK_SRC>,
0059                           <&clock_audss EXYNOS_DOUT_SRP>,
0060                           <&clock_audss EXYNOS_DOUT_AUD_BUS>,
0061                           <&clock_audss EXYNOS_DOUT_I2S>;
0062 
0063         assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
0064                                  <&clock CLK_MOUT_EPLL>,
0065                                  <&clock CLK_MOUT_MAU_EPLL>,
0066                                  <&clock CLK_MAU_EPLL>,
0067                                  <&clock_audss EXYNOS_MOUT_AUDSS>,
0068                                  <&clock_audss EXYNOS_SCLK_I2S>;
0069 
0070         assigned-clock-rates = <0>,
0071                                <0>,
0072                                <0>,
0073                                <0>,
0074                                <0>,
0075                                <0>,
0076                                <196608001>,
0077                                <(196608002 / 2)>,
0078                                <196608000>;
0079 };
0080 
0081 &pwm {
0082         /*
0083          * PWM 0 -- fan
0084          * PWM 2 -- Blue LED
0085          */
0086         pinctrl-0 = <&pwm0_out &pwm2_out>;
0087         pinctrl-names = "default";
0088         samsung,pwm-outputs = <0>, <2>;
0089         status = "okay";
0090 };
0091 
0092 &usbdrd_dwc3_1 {
0093         dr_mode = "host";
0094 };