OSCL-LXR |
|
|
|
|||
0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003 * at91sam9g45.dtsi - Device Tree Include file for AT91SAM9G45 family SoC
0004 * applies to AT91SAM9G45, AT91SAM9M10,
0005 * AT91SAM9G46, AT91SAM9M11 SoC
0006 *
0007 * Copyright (C) 2011 Atmel,
0008 * 2011 Nicolas Ferre <nicolas.ferre@atmel.com>
0009 */
0010
0011 #include <dt-bindings/dma/at91.h>
0012 #include <dt-bindings/pinctrl/at91.h>
0013 #include <dt-bindings/interrupt-controller/irq.h>
0014 #include <dt-bindings/gpio/gpio.h>
0015 #include <dt-bindings/clock/at91.h>
0016
0017 / {
0018 #address-cells = <1>;
0019 #size-cells = <1>;
0020 model = "Atmel AT91SAM9G45 family SoC";
0021 compatible = "atmel,at91sam9g45";
0022 interrupt-parent = <&aic>;
0023
0024 aliases {
0025 serial0 = &dbgu;
0026 serial1 = &usart0;
0027 serial2 = &usart1;
0028 serial3 = &usart2;
0029 serial4 = &usart3;
0030 gpio0 = &pioA;
0031 gpio1 = &pioB;
0032 gpio2 = &pioC;
0033 gpio3 = &pioD;
0034 gpio4 = &pioE;
0035 tcb0 = &tcb0;
0036 tcb1 = &tcb1;
0037 i2c0 = &i2c0;
0038 i2c1 = &i2c1;
0039 ssc0 = &ssc0;
0040 ssc1 = &ssc1;
0041 pwm0 = &pwm0;
0042 };
0043 cpus {
0044 #address-cells = <1>;
0045 #size-cells = <0>;
0046
0047 cpu@0 {
0048 compatible = "arm,arm926ej-s";
0049 device_type = "cpu";
0050 reg = <0>;
0051 };
0052 };
0053
0054 memory@70000000 {
0055 device_type = "memory";
0056 reg = <0x70000000 0x10000000>;
0057 };
0058
0059 clocks {
0060 slow_xtal: slow_xtal {
0061 compatible = "fixed-clock";
0062 #clock-cells = <0>;
0063 clock-frequency = <0>;
0064 };
0065
0066 main_xtal: main_xtal {
0067 compatible = "fixed-clock";
0068 #clock-cells = <0>;
0069 clock-frequency = <0>;
0070 };
0071
0072 adc_op_clk: adc_op_clk{
0073 compatible = "fixed-clock";
0074 #clock-cells = <0>;
0075 clock-frequency = <300000>;
0076 };
0077 };
0078
0079 sram: sram@300000 {
0080 compatible = "mmio-sram";
0081 reg = <0x00300000 0x10000>;
0082 #address-cells = <1>;
0083 #size-cells = <1>;
0084 ranges = <0 0x00300000 0x10000>;
0085 };
0086
0087 ahb {
0088 compatible = "simple-bus";
0089 #address-cells = <1>;
0090 #size-cells = <1>;
0091 ranges;
0092
0093 apb {
0094 compatible = "simple-bus";
0095 #address-cells = <1>;
0096 #size-cells = <1>;
0097 ranges;
0098
0099 aic: interrupt-controller@fffff000 {
0100 #interrupt-cells = <3>;
0101 compatible = "atmel,at91rm9200-aic";
0102 interrupt-controller;
0103 reg = <0xfffff000 0x200>;
0104 atmel,external-irqs = <31>;
0105 };
0106
0107 ramc0: ramc@ffffe400 {
0108 compatible = "atmel,at91sam9g45-ddramc";
0109 reg = <0xffffe400 0x200>;
0110 clocks = <&pmc PMC_TYPE_SYSTEM 2>;
0111 clock-names = "ddrck";
0112 };
0113
0114 ramc1: ramc@ffffe600 {
0115 compatible = "atmel,at91sam9g45-ddramc";
0116 reg = <0xffffe600 0x200>;
0117 clocks = <&pmc PMC_TYPE_SYSTEM 2>;
0118 clock-names = "ddrck";
0119 };
0120
0121 smc: smc@ffffe800 {
0122 compatible = "atmel,at91sam9260-smc", "syscon";
0123 reg = <0xffffe800 0x200>;
0124 };
0125
0126 matrix: matrix@ffffea00 {
0127 compatible = "atmel,at91sam9g45-matrix", "syscon";
0128 reg = <0xffffea00 0x200>;
0129 };
0130
0131 pmc: pmc@fffffc00 {
0132 compatible = "atmel,at91sam9g45-pmc", "syscon";
0133 reg = <0xfffffc00 0x100>;
0134 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
0135 #clock-cells = <2>;
0136 clocks = <&clk32k>, <&main_xtal>;
0137 clock-names = "slow_clk", "main_xtal";
0138 };
0139
0140 reset-controller@fffffd00 {
0141 compatible = "atmel,at91sam9g45-rstc";
0142 reg = <0xfffffd00 0x10>;
0143 clocks = <&clk32k>;
0144 };
0145
0146 pit: timer@fffffd30 {
0147 compatible = "atmel,at91sam9260-pit";
0148 reg = <0xfffffd30 0xf>;
0149 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
0150 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
0151 };
0152
0153
0154 shdwc@fffffd10 {
0155 compatible = "atmel,at91sam9rl-shdwc";
0156 reg = <0xfffffd10 0x10>;
0157 clocks = <&clk32k>;
0158 };
0159
0160 tcb0: timer@fff7c000 {
0161 compatible = "atmel,at91rm9200-tcb", "simple-mfd", "syscon";
0162 #address-cells = <1>;
0163 #size-cells = <0>;
0164 reg = <0xfff7c000 0x100>;
0165 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 0>;
0166 clocks = <&pmc PMC_TYPE_PERIPHERAL 18>, <&pmc PMC_TYPE_PERIPHERAL 18>, <&pmc PMC_TYPE_PERIPHERAL 18>, <&clk32k>;
0167 clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";
0168 };
0169
0170 tcb1: timer@fffd4000 {
0171 compatible = "atmel,at91rm9200-tcb", "simple-mfd", "syscon";
0172 #address-cells = <1>;
0173 #size-cells = <0>;
0174 reg = <0xfffd4000 0x100>;
0175 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 0>;
0176 clocks = <&pmc PMC_TYPE_PERIPHERAL 18>, <&pmc PMC_TYPE_PERIPHERAL 18>, <&pmc PMC_TYPE_PERIPHERAL 18>, <&clk32k>;
0177 clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";
0178 };
0179
0180 dma: dma-controller@ffffec00 {
0181 compatible = "atmel,at91sam9g45-dma";
0182 reg = <0xffffec00 0x200>;
0183 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 0>;
0184 #dma-cells = <2>;
0185 clocks = <&pmc PMC_TYPE_PERIPHERAL 21>;
0186 clock-names = "dma_clk";
0187 };
0188
0189 pinctrl@fffff200 {
0190 #address-cells = <1>;
0191 #size-cells = <1>;
0192 compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
0193 ranges = <0xfffff200 0xfffff200 0xa00>;
0194
0195 atmel,mux-mask = <
0196 /* A B */
0197 0xffffffff 0xffc003ff /* pioA */
0198 0xffffffff 0x800f8f00 /* pioB */
0199 0xffffffff 0x00000e00 /* pioC */
0200 0xffffffff 0xff0c1381 /* pioD */
0201 0xffffffff 0x81ffff81 /* pioE */
0202 >;
0203
0204 /* shared pinctrl settings */
0205 ac97 {
0206 pinctrl_ac97: ac97-0 {
0207 atmel,pins =
0208 <AT91_PIOD 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* AC97RX */
0209 AT91_PIOD 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* AC97TX */
0210 AT91_PIOD 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* AC97FS */
0211 AT91_PIOD 9 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* AC97CK */
0212 };
0213 };
0214
0215 adc0 {
0216 pinctrl_adc0_adtrg: adc0_adtrg {
0217 atmel,pins = <AT91_PIOD 28 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0218 };
0219 pinctrl_adc0_ad0: adc0_ad0 {
0220 atmel,pins = <AT91_PIOD 20 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0221 };
0222 pinctrl_adc0_ad1: adc0_ad1 {
0223 atmel,pins = <AT91_PIOD 21 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0224 };
0225 pinctrl_adc0_ad2: adc0_ad2 {
0226 atmel,pins = <AT91_PIOD 22 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0227 };
0228 pinctrl_adc0_ad3: adc0_ad3 {
0229 atmel,pins = <AT91_PIOD 23 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0230 };
0231 pinctrl_adc0_ad4: adc0_ad4 {
0232 atmel,pins = <AT91_PIOD 24 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0233 };
0234 pinctrl_adc0_ad5: adc0_ad5 {
0235 atmel,pins = <AT91_PIOD 25 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0236 };
0237 pinctrl_adc0_ad6: adc0_ad6 {
0238 atmel,pins = <AT91_PIOD 26 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0239 };
0240 pinctrl_adc0_ad7: adc0_ad7 {
0241 atmel,pins = <AT91_PIOD 27 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
0242 };
0243 };
0244
0245 dbgu {
0246 pinctrl_dbgu: dbgu-0 {
0247 atmel,pins =
0248 <AT91_PIOB 12 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
0249 AT91_PIOB 13 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0250 };
0251 };
0252
0253 i2c0 {
0254 pinctrl_i2c0: i2c0-0 {
0255 atmel,pins =
0256 <AT91_PIOA 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA21 periph A TWCK0 */
0257 AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA20 periph A TWD0 */
0258 };
0259 };
0260
0261 i2c1 {
0262 pinctrl_i2c1: i2c1-0 {
0263 atmel,pins =
0264 <AT91_PIOB 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB11 periph A TWCK1 */
0265 AT91_PIOB 10 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB10 periph A TWD1 */
0266 };
0267 };
0268
0269 isi {
0270 pinctrl_isi_data_0_7: isi-0-data-0-7 {
0271 atmel,pins =
0272 <AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* D0 */
0273 AT91_PIOB 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* D1 */
0274 AT91_PIOB 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* D2 */
0275 AT91_PIOB 23 AT91_PERIPH_A AT91_PINCTRL_NONE /* D3 */
0276 AT91_PIOB 24 AT91_PERIPH_A AT91_PINCTRL_NONE /* D4 */
0277 AT91_PIOB 25 AT91_PERIPH_A AT91_PINCTRL_NONE /* D5 */
0278 AT91_PIOB 26 AT91_PERIPH_A AT91_PINCTRL_NONE /* D6 */
0279 AT91_PIOB 27 AT91_PERIPH_A AT91_PINCTRL_NONE /* D7 */
0280 AT91_PIOB 28 AT91_PERIPH_A AT91_PINCTRL_NONE /* PCK */
0281 AT91_PIOB 29 AT91_PERIPH_A AT91_PINCTRL_NONE /* VSYNC */
0282 AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* HSYNC */
0283 };
0284
0285 pinctrl_isi_data_8_9: isi-0-data-8-9 {
0286 atmel,pins =
0287 <AT91_PIOB 8 AT91_PERIPH_B AT91_PINCTRL_NONE /* D8 */
0288 AT91_PIOB 9 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* D9 */
0289 };
0290
0291 pinctrl_isi_data_10_11: isi-0-data-10-11 {
0292 atmel,pins =
0293 <AT91_PIOB 10 AT91_PERIPH_B AT91_PINCTRL_NONE /* D10 */
0294 AT91_PIOB 11 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* D11 */
0295 };
0296 };
0297
0298 usart0 {
0299 pinctrl_usart0: usart0-0 {
0300 atmel,pins =
0301 <AT91_PIOB 19 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
0302 AT91_PIOB 18 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
0303 };
0304
0305 pinctrl_usart0_rts: usart0_rts-0 {
0306 atmel,pins =
0307 <AT91_PIOB 17 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB17 periph B */
0308 };
0309
0310 pinctrl_usart0_cts: usart0_cts-0 {
0311 atmel,pins =
0312 <AT91_PIOB 15 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB15 periph B */
0313 };
0314 };
0315
0316 usart1 {
0317 pinctrl_usart1: usart1-0 {
0318 atmel,pins =
0319 <AT91_PIOB 4 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
0320 AT91_PIOB 5 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
0321 };
0322
0323 pinctrl_usart1_rts: usart1_rts-0 {
0324 atmel,pins =
0325 <AT91_PIOD 16 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD16 periph A */
0326 };
0327
0328 pinctrl_usart1_cts: usart1_cts-0 {
0329 atmel,pins =
0330 <AT91_PIOD 17 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD17 periph A */
0331 };
0332 };
0333
0334 usart2 {
0335 pinctrl_usart2: usart2-0 {
0336 atmel,pins =
0337 <AT91_PIOB 6 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
0338 AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
0339 };
0340
0341 pinctrl_usart2_rts: usart2_rts-0 {
0342 atmel,pins =
0343 <AT91_PIOC 9 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC9 periph B */
0344 };
0345
0346 pinctrl_usart2_cts: usart2_cts-0 {
0347 atmel,pins =
0348 <AT91_PIOC 11 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC11 periph B */
0349 };
0350 };
0351
0352 usart3 {
0353 pinctrl_usart3: usart3-0 {
0354 atmel,pins =
0355 <AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
0356 AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
0357 };
0358
0359 pinctrl_usart3_rts: usart3_rts-0 {
0360 atmel,pins =
0361 <AT91_PIOA 23 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA23 periph B */
0362 };
0363
0364 pinctrl_usart3_cts: usart3_cts-0 {
0365 atmel,pins =
0366 <AT91_PIOA 24 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA24 periph B */
0367 };
0368 };
0369
0370 nand {
0371 pinctrl_nand_rb: nand-rb-0 {
0372 atmel,pins =
0373 <AT91_PIOC 8 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
0374 };
0375
0376 pinctrl_nand_cs: nand-cs-0 {
0377 atmel,pins =
0378 <AT91_PIOC 14 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
0379 };
0380 };
0381
0382 macb {
0383 pinctrl_macb_rmii: macb_rmii-0 {
0384 atmel,pins =
0385 <AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA10 periph A */
0386 AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA11 periph A */
0387 AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA12 periph A */
0388 AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA13 periph A */
0389 AT91_PIOA 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA14 periph A */
0390 AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA15 periph A */
0391 AT91_PIOA 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA16 periph A */
0392 AT91_PIOA 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA17 periph A */
0393 AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA18 periph A */
0394 AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA19 periph A */
0395 };
0396
0397 pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
0398 atmel,pins =
0399 <AT91_PIOA 6 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA6 periph B */
0400 AT91_PIOA 7 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA7 periph B */
0401 AT91_PIOA 8 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA8 periph B */
0402 AT91_PIOA 9 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA9 periph B */
0403 AT91_PIOA 27 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA27 periph B */
0404 AT91_PIOA 28 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA28 periph B */
0405 AT91_PIOA 29 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA29 periph B */
0406 AT91_PIOA 30 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA30 periph B */
0407 };
0408 };
0409
0410 mmc0 {
0411 pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
0412 atmel,pins =
0413 <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA0 periph A */
0414 AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA1 periph A with pullup */
0415 AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA2 periph A with pullup */
0416 };
0417
0418 pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
0419 atmel,pins =
0420 <AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA3 periph A with pullup */
0421 AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA4 periph A with pullup */
0422 AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA5 periph A with pullup */
0423 };
0424
0425 pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {
0426 atmel,pins =
0427 <AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA6 periph A with pullup */
0428 AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA7 periph A with pullup */
0429 AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA8 periph A with pullup */
0430 AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA9 periph A with pullup */
0431 };
0432 };
0433
0434 mmc1 {
0435 pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {
0436 atmel,pins =
0437 <AT91_PIOA 31 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA31 periph A */
0438 AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA22 periph A with pullup */
0439 AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA23 periph A with pullup */
0440 };
0441
0442 pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {
0443 atmel,pins =
0444 <AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA24 periph A with pullup */
0445 AT91_PIOA 25 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA25 periph A with pullup */
0446 AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA26 periph A with pullup */
0447 };
0448
0449 pinctrl_mmc1_slot0_dat4_7: mmc1_slot0_dat4_7-0 {
0450 atmel,pins =
0451 <AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA27 periph A with pullup */
0452 AT91_PIOA 28 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA28 periph A with pullup */
0453 AT91_PIOA 29 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA29 periph A with pullup */
0454 AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA30 periph A with pullup */
0455 };
0456 };
0457
0458 ssc0 {
0459 pinctrl_ssc0_tx: ssc0_tx-0 {
0460 atmel,pins =
0461 <AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD0 periph A */
0462 AT91_PIOD 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD1 periph A */
0463 AT91_PIOD 2 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD2 periph A */
0464 };
0465
0466 pinctrl_ssc0_rx: ssc0_rx-0 {
0467 atmel,pins =
0468 <AT91_PIOD 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD3 periph A */
0469 AT91_PIOD 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD4 periph A */
0470 AT91_PIOD 5 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD5 periph A */
0471 };
0472 };
0473
0474 ssc1 {
0475 pinctrl_ssc1_tx: ssc1_tx-0 {
0476 atmel,pins =
0477 <AT91_PIOD 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD10 periph A */
0478 AT91_PIOD 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD11 periph A */
0479 AT91_PIOD 12 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD12 periph A */
0480 };
0481
0482 pinctrl_ssc1_rx: ssc1_rx-0 {
0483 atmel,pins =
0484 <AT91_PIOD 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD13 periph A */
0485 AT91_PIOD 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD14 periph A */
0486 AT91_PIOD 15 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD15 periph A */
0487 };
0488 };
0489
0490 spi0 {
0491 pinctrl_spi0: spi0-0 {
0492 atmel,pins =
0493 <AT91_PIOB 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB0 periph A SPI0_MISO pin */
0494 AT91_PIOB 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB1 periph A SPI0_MOSI pin */
0495 AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB2 periph A SPI0_SPCK pin */
0496 };
0497 };
0498
0499 spi1 {
0500 pinctrl_spi1: spi1-0 {
0501 atmel,pins =
0502 <AT91_PIOB 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB14 periph A SPI1_MISO pin */
0503 AT91_PIOB 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB15 periph A SPI1_MOSI pin */
0504 AT91_PIOB 16 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB16 periph A SPI1_SPCK pin */
0505 };
0506 };
0507
0508 tcb0 {
0509 pinctrl_tcb0_tclk0: tcb0_tclk0-0 {
0510 atmel,pins = <AT91_PIOD 23 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0511 };
0512
0513 pinctrl_tcb0_tclk1: tcb0_tclk1-0 {
0514 atmel,pins = <AT91_PIOD 29 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0515 };
0516
0517 pinctrl_tcb0_tclk2: tcb0_tclk2-0 {
0518 atmel,pins = <AT91_PIOC 10 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0519 };
0520
0521 pinctrl_tcb0_tioa0: tcb0_tioa0-0 {
0522 atmel,pins = <AT91_PIOD 20 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0523 };
0524
0525 pinctrl_tcb0_tioa1: tcb0_tioa1-0 {
0526 atmel,pins = <AT91_PIOD 21 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0527 };
0528
0529 pinctrl_tcb0_tioa2: tcb0_tioa2-0 {
0530 atmel,pins = <AT91_PIOD 22 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0531 };
0532
0533 pinctrl_tcb0_tiob0: tcb0_tiob0-0 {
0534 atmel,pins = <AT91_PIOD 30 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0535 };
0536
0537 pinctrl_tcb0_tiob1: tcb0_tiob1-0 {
0538 atmel,pins = <AT91_PIOD 31 AT91_PERIPH_A AT91_PINCTRL_NONE>;
0539 };
0540
0541 pinctrl_tcb0_tiob2: tcb0_tiob2-0 {
0542 atmel,pins = <AT91_PIOA 26 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0543 };
0544 };
0545
0546 tcb1 {
0547 pinctrl_tcb1_tclk0: tcb1_tclk0-0 {
0548 atmel,pins = <AT91_PIOA 0 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0549 };
0550
0551 pinctrl_tcb1_tclk1: tcb1_tclk1-0 {
0552 atmel,pins = <AT91_PIOA 3 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0553 };
0554
0555 pinctrl_tcb1_tclk2: tcb1_tclk2-0 {
0556 atmel,pins = <AT91_PIOD 9 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0557 };
0558
0559 pinctrl_tcb1_tioa0: tcb1_tioa0-0 {
0560 atmel,pins = <AT91_PIOA 1 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0561 };
0562
0563 pinctrl_tcb1_tioa1: tcb1_tioa1-0 {
0564 atmel,pins = <AT91_PIOA 4 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0565 };
0566
0567 pinctrl_tcb1_tioa2: tcb1_tioa2-0 {
0568 atmel,pins = <AT91_PIOD 7 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0569 };
0570
0571 pinctrl_tcb1_tiob0: tcb1_tiob0-0 {
0572 atmel,pins = <AT91_PIOA 2 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0573 };
0574
0575 pinctrl_tcb1_tiob1: tcb1_tiob1-0 {
0576 atmel,pins = <AT91_PIOA 5 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0577 };
0578
0579 pinctrl_tcb1_tiob2: tcb1_tiob2-0 {
0580 atmel,pins = <AT91_PIOD 8 AT91_PERIPH_B AT91_PINCTRL_NONE>;
0581 };
0582 };
0583
0584 fb {
0585 pinctrl_fb: fb-0 {
0586 atmel,pins =
0587 <AT91_PIOE 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE0 periph A */
0588 AT91_PIOE 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE2 periph A */
0589 AT91_PIOE 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE3 periph A */
0590 AT91_PIOE 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE4 periph A */
0591 AT91_PIOE 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE5 periph A */
0592 AT91_PIOE 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE6 periph A */
0593 AT91_PIOE 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE7 periph A */
0594 AT91_PIOE 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE8 periph A */
0595 AT91_PIOE 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE9 periph A */
0596 AT91_PIOE 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE10 periph A */
0597 AT91_PIOE 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE11 periph A */
0598 AT91_PIOE 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE12 periph A */
0599 AT91_PIOE 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE13 periph A */
0600 AT91_PIOE 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE14 periph A */
0601 AT91_PIOE 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE15 periph A */
0602 AT91_PIOE 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE16 periph A */
0603 AT91_PIOE 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE17 periph A */
0604 AT91_PIOE 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE18 periph A */
0605 AT91_PIOE 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE19 periph A */
0606 AT91_PIOE 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE20 periph A */
0607 AT91_PIOE 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE21 periph A */
0608 AT91_PIOE 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE22 periph A */
0609 AT91_PIOE 23 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE23 periph A */
0610 AT91_PIOE 24 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE24 periph A */
0611 AT91_PIOE 25 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE25 periph A */
0612 AT91_PIOE 26 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE26 periph A */
0613 AT91_PIOE 27 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE27 periph A */
0614 AT91_PIOE 28 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE28 periph A */
0615 AT91_PIOE 29 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE29 periph A */
0616 AT91_PIOE 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PE30 periph A */
0617 };
0618 };
0619
0620 pioA: gpio@fffff200 {
0621 compatible = "atmel,at91rm9200-gpio";
0622 reg = <0xfffff200 0x200>;
0623 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
0624 #gpio-cells = <2>;
0625 gpio-controller;
0626 interrupt-controller;
0627 #interrupt-cells = <2>;
0628 clocks = <&pmc PMC_TYPE_PERIPHERAL 2>;
0629 };
0630
0631 pioB: gpio@fffff400 {
0632 compatible = "atmel,at91rm9200-gpio";
0633 reg = <0xfffff400 0x200>;
0634 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
0635 #gpio-cells = <2>;
0636 gpio-controller;
0637 interrupt-controller;
0638 #interrupt-cells = <2>;
0639 clocks = <&pmc PMC_TYPE_PERIPHERAL 3>;
0640 };
0641
0642 pioC: gpio@fffff600 {
0643 compatible = "atmel,at91rm9200-gpio";
0644 reg = <0xfffff600 0x200>;
0645 interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>;
0646 #gpio-cells = <2>;
0647 gpio-controller;
0648 interrupt-controller;
0649 #interrupt-cells = <2>;
0650 clocks = <&pmc PMC_TYPE_PERIPHERAL 4>;
0651 };
0652
0653 pioD: gpio@fffff800 {
0654 compatible = "atmel,at91rm9200-gpio";
0655 reg = <0xfffff800 0x200>;
0656 interrupts = <5 IRQ_TYPE_LEVEL_HIGH 1>;
0657 #gpio-cells = <2>;
0658 gpio-controller;
0659 interrupt-controller;
0660 #interrupt-cells = <2>;
0661 clocks = <&pmc PMC_TYPE_PERIPHERAL 5>;
0662 };
0663
0664 pioE: gpio@fffffa00 {
0665 compatible = "atmel,at91rm9200-gpio";
0666 reg = <0xfffffa00 0x200>;
0667 interrupts = <5 IRQ_TYPE_LEVEL_HIGH 1>;
0668 #gpio-cells = <2>;
0669 gpio-controller;
0670 interrupt-controller;
0671 #interrupt-cells = <2>;
0672 clocks = <&pmc PMC_TYPE_PERIPHERAL 5>;
0673 };
0674 };
0675
0676 dbgu: serial@ffffee00 {
0677 compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart";
0678 reg = <0xffffee00 0x200>;
0679 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
0680 pinctrl-names = "default";
0681 pinctrl-0 = <&pinctrl_dbgu>;
0682 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
0683 clock-names = "usart";
0684 status = "disabled";
0685 };
0686
0687 usart0: serial@fff8c000 {
0688 compatible = "atmel,at91sam9260-usart";
0689 reg = <0xfff8c000 0x200>;
0690 interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>;
0691 atmel,use-dma-rx;
0692 atmel,use-dma-tx;
0693 pinctrl-names = "default";
0694 pinctrl-0 = <&pinctrl_usart0>;
0695 clocks = <&pmc PMC_TYPE_PERIPHERAL 7>;
0696 clock-names = "usart";
0697 status = "disabled";
0698 };
0699
0700 usart1: serial@fff90000 {
0701 compatible = "atmel,at91sam9260-usart";
0702 reg = <0xfff90000 0x200>;
0703 interrupts = <8 IRQ_TYPE_LEVEL_HIGH 5>;
0704 atmel,use-dma-rx;
0705 atmel,use-dma-tx;
0706 pinctrl-names = "default";
0707 pinctrl-0 = <&pinctrl_usart1>;
0708 clocks = <&pmc PMC_TYPE_PERIPHERAL 8>;
0709 clock-names = "usart";
0710 status = "disabled";
0711 };
0712
0713 usart2: serial@fff94000 {
0714 compatible = "atmel,at91sam9260-usart";
0715 reg = <0xfff94000 0x200>;
0716 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 5>;
0717 atmel,use-dma-rx;
0718 atmel,use-dma-tx;
0719 pinctrl-names = "default";
0720 pinctrl-0 = <&pinctrl_usart2>;
0721 clocks = <&pmc PMC_TYPE_PERIPHERAL 9>;
0722 clock-names = "usart";
0723 status = "disabled";
0724 };
0725
0726 usart3: serial@fff98000 {
0727 compatible = "atmel,at91sam9260-usart";
0728 reg = <0xfff98000 0x200>;
0729 interrupts = <10 IRQ_TYPE_LEVEL_HIGH 5>;
0730 atmel,use-dma-rx;
0731 atmel,use-dma-tx;
0732 pinctrl-names = "default";
0733 pinctrl-0 = <&pinctrl_usart3>;
0734 clocks = <&pmc PMC_TYPE_PERIPHERAL 10>;
0735 clock-names = "usart";
0736 status = "disabled";
0737 };
0738
0739 macb0: ethernet@fffbc000 {
0740 compatible = "cdns,at91sam9260-macb", "cdns,macb";
0741 reg = <0xfffbc000 0x100>;
0742 interrupts = <25 IRQ_TYPE_LEVEL_HIGH 3>;
0743 pinctrl-names = "default";
0744 pinctrl-0 = <&pinctrl_macb_rmii>;
0745 clocks = <&pmc PMC_TYPE_PERIPHERAL 25>, <&pmc PMC_TYPE_PERIPHERAL 25>;
0746 clock-names = "hclk", "pclk";
0747 status = "disabled";
0748 };
0749
0750 trng@fffcc000 {
0751 compatible = "atmel,at91sam9g45-trng";
0752 reg = <0xfffcc000 0x100>;
0753 interrupts = <6 IRQ_TYPE_LEVEL_HIGH 0>;
0754 clocks = <&pmc PMC_TYPE_PERIPHERAL 6>;
0755 };
0756
0757 i2c0: i2c@fff84000 {
0758 compatible = "atmel,at91sam9g10-i2c";
0759 reg = <0xfff84000 0x100>;
0760 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 6>;
0761 pinctrl-names = "default";
0762 pinctrl-0 = <&pinctrl_i2c0>;
0763 #address-cells = <1>;
0764 #size-cells = <0>;
0765 clocks = <&pmc PMC_TYPE_PERIPHERAL 12>;
0766 status = "disabled";
0767 };
0768
0769 i2c1: i2c@fff88000 {
0770 compatible = "atmel,at91sam9g10-i2c";
0771 reg = <0xfff88000 0x100>;
0772 interrupts = <13 IRQ_TYPE_LEVEL_HIGH 6>;
0773 pinctrl-names = "default";
0774 pinctrl-0 = <&pinctrl_i2c1>;
0775 #address-cells = <1>;
0776 #size-cells = <0>;
0777 clocks = <&pmc PMC_TYPE_PERIPHERAL 13>;
0778 status = "disabled";
0779 };
0780
0781 ssc0: ssc@fff9c000 {
0782 compatible = "atmel,at91sam9g45-ssc";
0783 reg = <0xfff9c000 0x4000>;
0784 interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
0785 pinctrl-names = "default";
0786 pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
0787 clocks = <&pmc PMC_TYPE_PERIPHERAL 16>;
0788 clock-names = "pclk";
0789 status = "disabled";
0790 };
0791
0792 ssc1: ssc@fffa0000 {
0793 compatible = "atmel,at91sam9g45-ssc";
0794 reg = <0xfffa0000 0x4000>;
0795 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 5>;
0796 pinctrl-names = "default";
0797 pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
0798 clocks = <&pmc PMC_TYPE_PERIPHERAL 17>;
0799 clock-names = "pclk";
0800 status = "disabled";
0801 };
0802
0803 ac97: sound@fffac000 {
0804 compatible = "atmel,at91sam9263-ac97c";
0805 reg = <0xfffac000 0x4000>;
0806 interrupts = <24 IRQ_TYPE_LEVEL_HIGH 4>;
0807 pinctrl-names = "default";
0808 pinctrl-0 = <&pinctrl_ac97>;
0809 clocks = <&pmc PMC_TYPE_PERIPHERAL 24>;
0810 clock-names = "ac97_clk";
0811 status = "disabled";
0812 };
0813
0814 adc0: adc@fffb0000 {
0815 compatible = "atmel,at91sam9g45-adc";
0816 reg = <0xfffb0000 0x100>;
0817 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 0>;
0818 clocks = <&pmc PMC_TYPE_PERIPHERAL 20>, <&adc_op_clk>;
0819 clock-names = "adc_clk", "adc_op_clk";
0820 atmel,adc-channels-used = <0xff>;
0821 atmel,adc-vref = <3300>;
0822 atmel,adc-startup-time = <40>;
0823 };
0824
0825 isi@fffb4000 {
0826 compatible = "atmel,at91sam9g45-isi";
0827 reg = <0xfffb4000 0x4000>;
0828 interrupts = <26 IRQ_TYPE_LEVEL_HIGH 5>;
0829 clocks = <&pmc PMC_TYPE_PERIPHERAL 26>;
0830 clock-names = "isi_clk";
0831 status = "disabled";
0832 port {
0833 #address-cells = <1>;
0834 #size-cells = <0>;
0835 };
0836 };
0837
0838 pwm0: pwm@fffb8000 {
0839 compatible = "atmel,at91sam9rl-pwm";
0840 reg = <0xfffb8000 0x300>;
0841 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 4>;
0842 #pwm-cells = <3>;
0843 clocks = <&pmc PMC_TYPE_PERIPHERAL 19>;
0844 status = "disabled";
0845 };
0846
0847 mmc0: mmc@fff80000 {
0848 compatible = "atmel,hsmci";
0849 reg = <0xfff80000 0x600>;
0850 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 0>;
0851 dmas = <&dma 1 AT91_DMA_CFG_PER_ID(0)>;
0852 dma-names = "rxtx";
0853 #address-cells = <1>;
0854 #size-cells = <0>;
0855 clocks = <&pmc PMC_TYPE_PERIPHERAL 11>;
0856 clock-names = "mci_clk";
0857 status = "disabled";
0858 };
0859
0860 mmc1: mmc@fffd0000 {
0861 compatible = "atmel,hsmci";
0862 reg = <0xfffd0000 0x600>;
0863 interrupts = <29 IRQ_TYPE_LEVEL_HIGH 0>;
0864 dmas = <&dma 1 AT91_DMA_CFG_PER_ID(13)>;
0865 dma-names = "rxtx";
0866 #address-cells = <1>;
0867 #size-cells = <0>;
0868 clocks = <&pmc PMC_TYPE_PERIPHERAL 29>;
0869 clock-names = "mci_clk";
0870 status = "disabled";
0871 };
0872
0873 watchdog@fffffd40 {
0874 compatible = "atmel,at91sam9260-wdt";
0875 reg = <0xfffffd40 0x10>;
0876 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
0877 clocks = <&clk32k>;
0878 atmel,watchdog-type = "hardware";
0879 atmel,reset-type = "all";
0880 atmel,dbg-halt;
0881 status = "disabled";
0882 };
0883
0884 spi0: spi@fffa4000 {
0885 #address-cells = <1>;
0886 #size-cells = <0>;
0887 compatible = "atmel,at91rm9200-spi";
0888 reg = <0xfffa4000 0x200>;
0889 interrupts = <14 4 3>;
0890 pinctrl-names = "default";
0891 pinctrl-0 = <&pinctrl_spi0>;
0892 clocks = <&pmc PMC_TYPE_PERIPHERAL 14>;
0893 clock-names = "spi_clk";
0894 status = "disabled";
0895 };
0896
0897 spi1: spi@fffa8000 {
0898 #address-cells = <1>;
0899 #size-cells = <0>;
0900 compatible = "atmel,at91rm9200-spi";
0901 reg = <0xfffa8000 0x200>;
0902 interrupts = <15 4 3>;
0903 pinctrl-names = "default";
0904 pinctrl-0 = <&pinctrl_spi1>;
0905 clocks = <&pmc PMC_TYPE_PERIPHERAL 15>;
0906 clock-names = "spi_clk";
0907 status = "disabled";
0908 };
0909
0910 usb2: gadget@fff78000 {
0911 compatible = "atmel,at91sam9g45-udc";
0912 reg = <0x00600000 0x80000
0913 0xfff78000 0x400>;
0914 interrupts = <27 IRQ_TYPE_LEVEL_HIGH 0>;
0915 clocks = <&pmc PMC_TYPE_PERIPHERAL 27>, <&pmc PMC_TYPE_CORE PMC_UTMI>;
0916 clock-names = "pclk", "hclk";
0917 status = "disabled";
0918 };
0919
0920 clk32k: sckc@fffffd50 {
0921 compatible = "atmel,at91sam9x5-sckc";
0922 reg = <0xfffffd50 0x4>;
0923 clocks = <&slow_xtal>;
0924 #clock-cells = <0>;
0925 };
0926
0927 rtc@fffffd20 {
0928 compatible = "atmel,at91sam9260-rtt";
0929 reg = <0xfffffd20 0x10>;
0930 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
0931 clocks = <&clk32k>;
0932 status = "disabled";
0933 };
0934
0935 rtc@fffffdb0 {
0936 compatible = "atmel,at91rm9200-rtc";
0937 reg = <0xfffffdb0 0x30>;
0938 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
0939 clocks = <&clk32k>;
0940 status = "disabled";
0941 };
0942
0943 gpbr: syscon@fffffd60 {
0944 compatible = "atmel,at91sam9260-gpbr", "syscon";
0945 reg = <0xfffffd60 0x10>;
0946 status = "disabled";
0947 };
0948 };
0949
0950 fb0: fb@500000 {
0951 compatible = "atmel,at91sam9g45-lcdc";
0952 reg = <0x00500000 0x1000>;
0953 interrupts = <23 IRQ_TYPE_LEVEL_HIGH 3>;
0954 pinctrl-names = "default";
0955 pinctrl-0 = <&pinctrl_fb>;
0956 clocks = <&pmc PMC_TYPE_PERIPHERAL 23>, <&pmc PMC_TYPE_PERIPHERAL 23>;
0957 clock-names = "hclk", "lcdc_clk";
0958 status = "disabled";
0959 };
0960
0961 usb0: ohci@700000 {
0962 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
0963 reg = <0x00700000 0x100000>;
0964 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
0965 clocks = <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_SYSTEM 6>;
0966 clock-names = "ohci_clk", "hclk", "uhpck";
0967 status = "disabled";
0968 };
0969
0970 usb1: ehci@800000 {
0971 compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
0972 reg = <0x00800000 0x100000>;
0973 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
0974 clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_PERIPHERAL 22>;
0975 clock-names = "usb_clk", "ehci_clk";
0976 status = "disabled";
0977 };
0978
0979 ebi: ebi@10000000 {
0980 compatible = "atmel,at91sam9g45-ebi";
0981 #address-cells = <2>;
0982 #size-cells = <1>;
0983 atmel,smc = <&smc>;
0984 atmel,matrix = <&matrix>;
0985 reg = <0x10000000 0x80000000>;
0986 ranges = <0x0 0x0 0x10000000 0x10000000
0987 0x1 0x0 0x20000000 0x10000000
0988 0x2 0x0 0x30000000 0x10000000
0989 0x3 0x0 0x40000000 0x10000000
0990 0x4 0x0 0x50000000 0x10000000
0991 0x5 0x0 0x60000000 0x10000000>;
0992 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
0993 status = "disabled";
0994
0995 nand_controller: nand-controller {
0996 compatible = "atmel,at91sam9g45-nand-controller";
0997 #address-cells = <2>;
0998 #size-cells = <1>;
0999 ranges;
1000 status = "disabled";
1001 };
1002 };
1003 };
1004
1005 i2c-gpio-0 {
1006 compatible = "i2c-gpio";
1007 gpios = <&pioA 20 GPIO_ACTIVE_HIGH /* sda */
1008 &pioA 21 GPIO_ACTIVE_HIGH /* scl */
1009 >;
1010 i2c-gpio,sda-open-drain;
1011 i2c-gpio,scl-open-drain;
1012 i2c-gpio,delay-us = <5>; /* ~100 kHz */
1013 #address-cells = <1>;
1014 #size-cells = <0>;
1015 status = "disabled";
1016 };
1017 };
| [ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
|
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
|