Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * at91-linea.dtsi - Device Tree Include file for the Axentia Linea Module.
0004  *
0005  * Copyright (C) 2017 Axentia Technologies AB
0006  *
0007  * Author: Peter Rosin <peda@axentia.se>
0008  */
0009 
0010 #include "sama5d31.dtsi"
0011 
0012 / {
0013         compatible = "axentia,linea",
0014                      "atmel,sama5d31", "atmel,sama5d3", "atmel,sama5";
0015 
0016         memory@20000000 {
0017                 reg = <0x20000000 0x4000000>;
0018         };
0019 };
0020 
0021 &slow_xtal {
0022         clock-frequency = <32768>;
0023 };
0024 
0025 &main_xtal {
0026         clock-frequency = <12000000>;
0027 };
0028 
0029 &tcb0 {
0030         timer@0 {
0031                 compatible = "atmel,tcb-timer";
0032                 reg = <0>;
0033         };
0034 
0035         timer@1 {
0036                 compatible = "atmel,tcb-timer";
0037                 reg = <1>;
0038         };
0039 };
0040 
0041 &i2c0 {
0042         status = "okay";
0043 
0044         eeprom@51 {
0045                 compatible = "st,24c64", "atmel,24c64";
0046                 reg = <0x51>;
0047                 pagesize = <32>;
0048         };
0049 };
0050 
0051 &ebi {
0052         pinctrl-0 = <&pinctrl_ebi_nand_addr>;
0053         pinctrl-names = "default";
0054         status = "okay";
0055 };
0056 
0057 
0058 &nand_controller {
0059         status = "okay";
0060 
0061         nand: nand@3 {
0062                 reg = <0x3 0x0 0x2>;
0063                 atmel,rb = <0>;
0064                 nand-bus-width = <8>;
0065                 nand-ecc-mode = "hw";
0066                 nand-ecc-strength = <4>;
0067                 nand-ecc-step-size = <512>;
0068                 nand-on-flash-bbt;
0069                 label = "atmel_nand";
0070         };
0071 };