Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/timer/renesas,tpu.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Renesas H8/300 Timer Pulse Unit
0008 
0009 maintainers:
0010   - Yoshinori Sato <ysato@users.sourceforge.jp>
0011 
0012 description:
0013   The TPU is a 16bit timer/counter with configurable clock inputs and
0014   programmable compare match.
0015   This implementation supports only cascade mode.
0016 
0017 select:
0018   properties:
0019     compatible:
0020       contains:
0021         const: renesas,tpu
0022     '#pwm-cells': false
0023   required:
0024     - compatible
0025 
0026 properties:
0027   compatible:
0028     const: renesas,tpu
0029 
0030   reg:
0031     items:
0032       - description: First channel
0033       - description: Second channel
0034 
0035   clocks:
0036     maxItems: 1
0037 
0038   clock-names:
0039     const: fck
0040 
0041 required:
0042   - compatible
0043   - reg
0044   - clocks
0045   - clock-names
0046 
0047 additionalProperties: false
0048 
0049 examples:
0050   - |
0051     tpu: tpu@ffffe0 {
0052             compatible = "renesas,tpu";
0053             reg = <0xffffe0 16>, <0xfffff0 12>;
0054             clocks = <&pclk>;
0055             clock-names = "fck";
0056     };