Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/spi/spi-nxp-fspi.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: NXP Flex Serial Peripheral Interface (FSPI)
0008 
0009 maintainers:
0010   - Han Xu <han.xu@nxp.com>
0011   - Kuldeep Singh <singh.kuldeep87k@gmail.com>
0012 
0013 allOf:
0014   - $ref: "spi-controller.yaml#"
0015 
0016 properties:
0017   compatible:
0018     enum:
0019       - nxp,imx8dxl-fspi
0020       - nxp,imx8mm-fspi
0021       - nxp,imx8mp-fspi
0022       - nxp,imx8qxp-fspi
0023       - nxp,lx2160a-fspi
0024 
0025   reg:
0026     items:
0027       - description: registers address space
0028       - description: memory mapped address space
0029 
0030   reg-names:
0031     items:
0032       - const: fspi_base
0033       - const: fspi_mmap
0034 
0035   interrupts:
0036     maxItems: 1
0037 
0038   clocks:
0039     items:
0040       - description: SPI bus clock
0041       - description: SPI serial clock
0042 
0043   clock-names:
0044     items:
0045       - const: fspi_en
0046       - const: fspi
0047 
0048 required:
0049   - compatible
0050   - reg
0051   - reg-names
0052   - interrupts
0053   - clocks
0054   - clock-names
0055 
0056 unevaluatedProperties: false
0057 
0058 examples:
0059   - |
0060     #include <dt-bindings/interrupt-controller/arm-gic.h>
0061     #include <dt-bindings/clock/fsl,qoriq-clockgen.h>
0062 
0063     soc {
0064         #address-cells = <2>;
0065         #size-cells = <2>;
0066 
0067         spi@20c0000 {
0068             compatible = "nxp,lx2160a-fspi";
0069             reg = <0x0 0x20c0000 0x0 0x100000>,
0070                   <0x0 0x20000000 0x0 0x10000000>;
0071             reg-names = "fspi_base", "fspi_mmap";
0072             interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
0073             clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL QORIQ_CLK_PLL_DIV(4)>,
0074                      <&clockgen QORIQ_CLK_PLATFORM_PLL QORIQ_CLK_PLL_DIV(4)>;
0075             clock-names = "fspi_en", "fspi";
0076             #address-cells = <1>;
0077             #size-cells = <0>;
0078 
0079             flash@0 {
0080                 compatible = "jedec,spi-nor";
0081                 spi-max-frequency = <50000000>;
0082                 reg = <0>;
0083                 spi-rx-bus-width = <8>;
0084                 spi-tx-bus-width = <8>;
0085             };
0086         };
0087     };