Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/spi/mediatek,spi-slave-mt27xx.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: SPI Slave controller for MediaTek ARM SoCs
0008 
0009 maintainers:
0010   - Leilk Liu <leilk.liu@mediatek.com>
0011 
0012 allOf:
0013   - $ref: "/schemas/spi/spi-controller.yaml#"
0014 
0015 properties:
0016   compatible:
0017     enum:
0018       - mediatek,mt2712-spi-slave
0019       - mediatek,mt8195-spi-slave
0020 
0021   reg:
0022     maxItems: 1
0023 
0024   interrupts:
0025     maxItems: 1
0026 
0027   clocks:
0028     maxItems: 1
0029 
0030   clock-names:
0031     items:
0032       - const: spi
0033 
0034 required:
0035   - compatible
0036   - reg
0037   - interrupts
0038   - clocks
0039   - clock-names
0040 
0041 unevaluatedProperties: false
0042 
0043 examples:
0044   - |
0045     #include <dt-bindings/clock/mt2712-clk.h>
0046     #include <dt-bindings/gpio/gpio.h>
0047     #include <dt-bindings/interrupt-controller/arm-gic.h>
0048     #include <dt-bindings/interrupt-controller/irq.h>
0049 
0050     spi@10013000 {
0051       compatible = "mediatek,mt2712-spi-slave";
0052       reg = <0x10013000 0x100>;
0053       interrupts = <GIC_SPI 283 IRQ_TYPE_LEVEL_LOW>;
0054       clocks = <&infracfg CLK_INFRA_AO_SPI1>;
0055       clock-names = "spi";
0056       assigned-clocks = <&topckgen CLK_TOP_SPISLV_SEL>;
0057       assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL1_D2>;
0058     };