Back to home page

OSCL-LXR

 
 

    


0001 * SPI (Serial Peripheral Interface)
0002 
0003 Required properties:
0004 - cell-index : QE SPI subblock index.
0005                 0: QE subblock SPI1
0006                 1: QE subblock SPI2
0007 - compatible : should be "fsl,spi" or "aeroflexgaisler,spictrl".
0008 - mode : the SPI operation mode, it can be "cpu" or "cpu-qe".
0009 - reg : Offset and length of the register set for the device
0010 - interrupts : <a b> where a is the interrupt number and b is a
0011   field that represents an encoding of the sense and level
0012   information for the interrupt.  This should be encoded based on
0013   the information in section 2) depending on the type of interrupt
0014   controller you have.
0015 - clock-frequency : input clock frequency to non FSL_SOC cores
0016 
0017 Optional properties:
0018 - cs-gpios : specifies the gpio pins to be used for chipselects.
0019   The gpios will be referred to as reg = <index> in the SPI child nodes.
0020   If unspecified, a single SPI device without a chip select can be used.
0021 - fsl,spisel_boot : for the MPC8306 and MPC8309, specifies that the
0022   SPISEL_BOOT signal is used as chip select for a slave device. Use
0023   reg = <number of gpios> in the corresponding child node, i.e. 0 if
0024   the cs-gpios property is not present.
0025 
0026 Example:
0027         spi@4c0 {
0028                 cell-index = <0>;
0029                 compatible = "fsl,spi";
0030                 reg = <4c0 40>;
0031                 interrupts = <82 0>;
0032                 interrupt-parent = <700>;
0033                 mode = "cpu";
0034                 cs-gpios = <&gpio 18 1          // device reg=<0>
0035                             &gpio 19 1>;        // device reg=<1>
0036         };
0037 
0038 
0039 * eSPI (Enhanced Serial Peripheral Interface)
0040 
0041 Required properties:
0042 - compatible : should be "fsl,mpc8536-espi".
0043 - reg : Offset and length of the register set for the device.
0044 - interrupts : should contain eSPI interrupt, the device has one interrupt.
0045 - fsl,espi-num-chipselects : the number of the chipselect signals.
0046 
0047 Optional properties:
0048 - fsl,csbef: chip select assertion time in bits before frame starts
0049 - fsl,csaft: chip select negation time in bits after frame ends
0050 
0051 Example:
0052         spi@110000 {
0053                 #address-cells = <1>;
0054                 #size-cells = <0>;
0055                 compatible = "fsl,mpc8536-espi";
0056                 reg = <0x110000 0x1000>;
0057                 interrupts = <53 0x2>;
0058                 interrupt-parent = <&mpic>;
0059                 fsl,espi-num-chipselects = <4>;
0060                 fsl,csbef = <1>;
0061                 fsl,csaft = <1>;
0062         };