Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/rtc/renesas,rzn1-rtc.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Renesas RZ/N1 SoCs Real-Time Clock DT bindings
0008 
0009 maintainers:
0010   - Miquel Raynal <miquel.raynal@bootlin.com>
0011 
0012 allOf:
0013   - $ref: rtc.yaml#
0014 
0015 properties:
0016   compatible:
0017     items:
0018       - enum:
0019           - renesas,r9a06g032-rtc
0020       - const: renesas,rzn1-rtc
0021 
0022   reg:
0023     maxItems: 1
0024 
0025   interrupts:
0026     minItems: 3
0027     maxItems: 3
0028 
0029   interrupt-names:
0030     items:
0031       - const: alarm
0032       - const: timer
0033       - const: pps
0034 
0035   clocks:
0036     maxItems: 1
0037 
0038   clock-names:
0039     const: hclk
0040 
0041   power-domains:
0042     maxItems: 1
0043 
0044 required:
0045   - compatible
0046   - reg
0047   - interrupts
0048   - interrupt-names
0049   - clocks
0050   - clock-names
0051   - power-domains
0052 
0053 unevaluatedProperties: false
0054 
0055 examples:
0056   - |
0057     #include <dt-bindings/interrupt-controller/arm-gic.h>
0058     #include <dt-bindings/clock/r9a06g032-sysctrl.h>
0059     rtc@40006000 {
0060        compatible = "renesas,r9a06g032-rtc", "renesas,rzn1-rtc";
0061        reg = <0x40006000 0x1000>;
0062        interrupts = <GIC_SPI 66 IRQ_TYPE_EDGE_RISING>,
0063                     <GIC_SPI 67 IRQ_TYPE_EDGE_RISING>,
0064                     <GIC_SPI 68 IRQ_TYPE_EDGE_RISING>;
0065        interrupt-names = "alarm", "timer", "pps";
0066        clocks = <&sysctrl R9A06G032_HCLK_RTC>;
0067        clock-names = "hclk";
0068        power-domains = <&sysctrl>;
0069        start-year = <2000>;
0070      };