Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/pwm/imx-tpm-pwm.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Freescale i.MX TPM PWM controller
0008 
0009 maintainers:
0010   - Anson Huang <anson.huang@nxp.com>
0011 
0012 description: |
0013   The TPM counter and period counter are shared between multiple
0014   channels, so all channels should use same period setting.
0015 
0016 allOf:
0017   - $ref: pwm.yaml#
0018 
0019 properties:
0020   "#pwm-cells":
0021     const: 3
0022 
0023   compatible:
0024     enum:
0025       - fsl,imx7ulp-pwm
0026 
0027   reg:
0028     maxItems: 1
0029 
0030   assigned-clocks:
0031     maxItems: 1
0032 
0033   assigned-clock-parents:
0034     maxItems: 1
0035 
0036   clocks:
0037     maxItems: 1
0038 
0039 required:
0040   - compatible
0041   - reg
0042   - clocks
0043 
0044 additionalProperties: false
0045 
0046 examples:
0047   - |
0048     #include <dt-bindings/clock/imx7ulp-clock.h>
0049 
0050     pwm@40250000 {
0051         compatible = "fsl,imx7ulp-pwm";
0052         reg = <0x40250000 0x1000>;
0053         assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
0054         assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
0055         clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
0056         #pwm-cells = <3>;
0057     };