Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/phy/qcom,ipq806x-usb-phy-hs.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Qualcomm ipq806x usb DWC3 HS PHY CONTROLLER
0008 
0009 maintainers:
0010   - Ansuel Smith <ansuelsmth@gmail.com>
0011 
0012 description:
0013   DWC3 PHY nodes are defined to describe on-chip Synopsis Physical layer
0014   controllers used in ipq806x. Each DWC3 PHY controller should have its
0015   own node.
0016 
0017 properties:
0018   compatible:
0019     const: qcom,ipq806x-usb-phy-hs
0020 
0021   "#phy-cells":
0022     const: 0
0023 
0024   reg:
0025     maxItems: 1
0026 
0027   clocks:
0028     minItems: 1
0029     maxItems: 2
0030 
0031   clock-names:
0032     minItems: 1
0033     items:
0034       - const: ref
0035       - const: xo
0036 
0037 required:
0038   - compatible
0039   - "#phy-cells"
0040   - reg
0041   - clocks
0042   - clock-names
0043 
0044 additionalProperties: false
0045 
0046 examples:
0047   - |
0048     #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
0049 
0050     hs_phy_0: phy@110f8800 {
0051       compatible = "qcom,ipq806x-usb-phy-hs";
0052       reg = <0x110f8800 0x30>;
0053       clocks = <&gcc USB30_0_UTMI_CLK>;
0054       clock-names = "ref";
0055       #phy-cells = <0>;
0056     };