Back to home page

OSCL-LXR

 
 

    


0001 * Atmel SDHCI controller
0002 
0003 This file documents the differences between the core properties in
0004 Documentation/devicetree/bindings/mmc/mmc.txt and the properties used by the
0005 sdhci-of-at91 driver.
0006 
0007 Required properties:
0008 - compatible:           Must be "atmel,sama5d2-sdhci" or "microchip,sam9x60-sdhci".
0009 - clocks:               Phandlers to the clocks.
0010 - clock-names:          Must be "hclock", "multclk", "baseclk" for
0011                         "atmel,sama5d2-sdhci".
0012                         Must be "hclock", "multclk" for "microchip,sam9x60-sdhci".
0013 
0014 Optional properties:
0015 - assigned-clocks:      The same with "multclk".
0016 - assigned-clock-rates  The rate of "multclk" in order to not rely on the
0017                         gck configuration set by previous components.
0018 - microchip,sdcal-inverted: when present, polarity on the SDCAL SoC pin is
0019   inverted. The default polarity for this signal is described in the datasheet.
0020   For instance on SAMA5D2, the pin is usually tied to the GND with a resistor
0021   and a capacitor (see "SDMMC I/O Calibration" chapter).
0022 
0023 Example:
0024 
0025 mmc0: sdio-host@a0000000 {
0026         compatible = "atmel,sama5d2-sdhci";
0027         reg = <0xa0000000 0x300>;
0028         interrupts = <31 IRQ_TYPE_LEVEL_HIGH 0>;
0029         clocks = <&sdmmc0_hclk>, <&sdmmc0_gclk>, <&main>;
0030         clock-names = "hclock", "multclk", "baseclk";
0031         assigned-clocks = <&sdmmc0_gclk>;
0032         assigned-clock-rates = <480000000>;
0033 };