Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/mfd/brcm,bcm6358-gpio-sysctl.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Broadcom BCM6358 GPIO System Controller Device Tree Bindings
0008 
0009 maintainers:
0010   - Álvaro Fernández Rojas <noltari@gmail.com>
0011   - Jonas Gorski <jonas.gorski@gmail.com>
0012 
0013 description:
0014   Broadcom BCM6358 SoC GPIO system controller which provides a register map
0015   for controlling the GPIO and pins of the SoC.
0016 
0017 properties:
0018   "#address-cells": true
0019 
0020   "#size-cells": true
0021 
0022   compatible:
0023     items:
0024       - const: brcm,bcm6358-gpio-sysctl
0025       - const: syscon
0026       - const: simple-mfd
0027 
0028   ranges:
0029     maxItems: 1
0030 
0031   reg:
0032     maxItems: 1
0033 
0034 patternProperties:
0035   "^gpio@[0-9a-f]+$":
0036     # Child node
0037     type: object
0038     $ref: "../gpio/brcm,bcm6345-gpio.yaml"
0039     description:
0040       GPIO controller for the SoC GPIOs. This child node definition
0041       should follow the bindings specified in
0042       Documentation/devicetree/bindings/gpio/brcm,bcm6345-gpio.yaml.
0043 
0044   "^pinctrl@[0-9a-f]+$":
0045     # Child node
0046     type: object
0047     $ref: "../pinctrl/brcm,bcm6358-pinctrl.yaml"
0048     description:
0049       Pin controller for the SoC pins. This child node definition
0050       should follow the bindings specified in
0051       Documentation/devicetree/bindings/pinctrl/brcm,bcm6358-pinctrl.yaml.
0052 
0053 required:
0054   - "#address-cells"
0055   - compatible
0056   - ranges
0057   - reg
0058   - "#size-cells"
0059 
0060 additionalProperties: false
0061 
0062 examples:
0063   - |
0064     syscon@fffe0080 {
0065       #address-cells = <1>;
0066       #size-cells = <1>;
0067       compatible = "brcm,bcm6358-gpio-sysctl", "syscon", "simple-mfd";
0068       reg = <0xfffe0080 0x80>;
0069       ranges = <0 0xfffe0080 0x80>;
0070 
0071       gpio@0 {
0072         compatible = "brcm,bcm6358-gpio";
0073         reg-names = "dirout", "dat";
0074         reg = <0x0 0x8>, <0x8 0x8>;
0075 
0076         gpio-controller;
0077         gpio-ranges = <&pinctrl 0 0 40>;
0078         #gpio-cells = <2>;
0079       };
0080 
0081       pinctrl: pinctrl@18 {
0082         compatible = "brcm,bcm6358-pinctrl";
0083         reg = <0x18 0x4>;
0084 
0085         pinctrl_ebi_cs: ebi_cs-pins {
0086           function = "ebi_cs";
0087           groups = "ebi_cs_grp";
0088         };
0089 
0090         pinctrl_uart1: uart1-pins {
0091           function = "uart1";
0092           groups = "uart1_grp";
0093         };
0094 
0095         pinctrl_serial_led: serial_led-pins {
0096           function = "serial_led";
0097           groups = "serial_led_grp";
0098         };
0099 
0100         pinctrl_legacy_led: legacy_led-pins {
0101           function = "legacy_led";
0102           groups = "legacy_led_grp";
0103         };
0104 
0105         pinctrl_led: led-pins {
0106           function = "led";
0107           groups = "led_grp";
0108         };
0109 
0110         pinctrl_spi_cs_23: spi_cs-pins {
0111           function = "spi_cs";
0112           groups = "spi_cs_grp";
0113         };
0114 
0115         pinctrl_utopia: utopia-pins {
0116           function = "utopia";
0117           groups = "utopia_grp";
0118         };
0119 
0120         pinctrl_pwm_syn_clk: pwm_syn_clk-pins {
0121           function = "pwm_syn_clk";
0122           groups = "pwm_syn_clk_grp";
0123         };
0124 
0125         pinctrl_sys_irq: sys_irq-pins {
0126           function = "sys_irq";
0127           groups = "sys_irq_grp";
0128         };
0129       };
0130     };