Back to home page

OSCL-LXR

 
 

    


0001 Marvell Armada 7K/8K PIC Interrupt controller
0002 ---------------------------------------------
0003 
0004 This is the Device Tree binding for the PIC, a secondary interrupt
0005 controller available on the Marvell Armada 7K/8K ARM64 SoCs, and
0006 typically connected to the GIC as the primary interrupt controller.
0007 
0008 Required properties:
0009 - compatible: should be "marvell,armada-8k-pic"
0010 - interrupt-controller: identifies the node as an interrupt controller
0011 - #interrupt-cells: the number of cells to define interrupts on this
0012   controller. Should be 1
0013 - reg: the register area for the PIC interrupt controller
0014 - interrupts: the interrupt to the primary interrupt controller,
0015   typically the GIC
0016 
0017 Example:
0018 
0019         pic: interrupt-controller@3f0100 {
0020                 compatible = "marvell,armada-8k-pic";
0021                 reg = <0x3f0100 0x10>;
0022                 #interrupt-cells = <1>;
0023                 interrupt-controller;
0024                 interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
0025         };