Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: "http://devicetree.org/schemas/interrupt-controller/loongson,pch-pic.yaml#"
0005 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
0006 
0007 title: Loongson PCH PIC Controller
0008 
0009 maintainers:
0010   - Jiaxun Yang <jiaxun.yang@flygoat.com>
0011 
0012 description:
0013   This interrupt controller is found in the Loongson LS7A family of PCH for
0014   transforming interrupts from on-chip devices into HyperTransport vectorized
0015   interrupts.
0016 
0017 properties:
0018   compatible:
0019     const: loongson,pch-pic-1.0
0020 
0021   reg:
0022     maxItems: 1
0023 
0024   loongson,pic-base-vec:
0025     description:
0026       u32 value of the base of parent HyperTransport vector allocated
0027       to PCH PIC.
0028     $ref: "/schemas/types.yaml#/definitions/uint32"
0029     minimum: 0
0030     maximum: 192
0031 
0032   interrupt-controller: true
0033 
0034   '#interrupt-cells':
0035     const: 2
0036 
0037 required:
0038   - compatible
0039   - reg
0040   - loongson,pic-base-vec
0041   - interrupt-controller
0042   - '#interrupt-cells'
0043 
0044 additionalProperties: false
0045 
0046 examples:
0047   - |
0048     #include <dt-bindings/interrupt-controller/irq.h>
0049     pic: interrupt-controller@10000000 {
0050       compatible = "loongson,pch-pic-1.0";
0051       reg = <0x10000000 0x400>;
0052       interrupt-controller;
0053       #interrupt-cells = <2>;
0054       loongson,pic-base-vec = <64>;
0055       interrupt-parent = <&htvec>;
0056     };
0057 ...