Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: "http://devicetree.org/schemas/interrupt-controller/loongson,pch-msi.yaml#"
0005 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
0006 
0007 title: Loongson PCH MSI Controller
0008 
0009 maintainers:
0010   - Jiaxun Yang <jiaxun.yang@flygoat.com>
0011 
0012 description:
0013   This interrupt controller is found in the Loongson LS7A family of PCH for
0014   transforming interrupts from PCIe MSI into HyperTransport vectorized
0015   interrupts.
0016 
0017 properties:
0018   compatible:
0019     const: loongson,pch-msi-1.0
0020 
0021   reg:
0022     maxItems: 1
0023 
0024   loongson,msi-base-vec:
0025     description:
0026       u32 value of the base of parent HyperTransport vector allocated
0027       to PCH MSI.
0028     $ref: "/schemas/types.yaml#/definitions/uint32"
0029     minimum: 0
0030     maximum: 255
0031 
0032   loongson,msi-num-vecs:
0033     description:
0034       u32 value of the number of parent HyperTransport vectors allocated
0035       to PCH MSI.
0036     $ref: "/schemas/types.yaml#/definitions/uint32"
0037     minimum: 1
0038     maximum: 256
0039 
0040   msi-controller: true
0041 
0042 required:
0043   - compatible
0044   - reg
0045   - msi-controller
0046   - loongson,msi-base-vec
0047   - loongson,msi-num-vecs
0048 
0049 additionalProperties: true #fixme
0050 
0051 examples:
0052   - |
0053     #include <dt-bindings/interrupt-controller/irq.h>
0054     msi: msi-controller@2ff00000 {
0055       compatible = "loongson,pch-msi-1.0";
0056       reg = <0x2ff00000 0x4>;
0057       msi-controller;
0058       loongson,msi-base-vec = <64>;
0059       loongson,msi-num-vecs = <64>;
0060       interrupt-parent = <&htvec>;
0061     };
0062 ...