Back to home page

OSCL-LXR

 
 

    


0001 J-Core Advanced Interrupt Controller
0002 
0003 Required properties:
0004 
0005 - compatible: Should be "jcore,aic1" for the (obsolete) first-generation aic
0006   with 8 interrupt lines with programmable priorities, or "jcore,aic2" for
0007   the "aic2" core with 64 interrupts.
0008 
0009 - reg: Memory region(s) for configuration. For SMP, there should be one
0010   region per cpu, indexed by the sequential, zero-based hardware cpu
0011   number.
0012 
0013 - interrupt-controller: Identifies the node as an interrupt controller
0014 
0015 - #interrupt-cells: Specifies the number of cells needed to encode an
0016   interrupt source. The value shall be 1.
0017 
0018 
0019 Example:
0020 
0021 aic: interrupt-controller@200 {
0022         compatible = "jcore,aic2";
0023         reg = < 0x200 0x30 0x500 0x30 >;
0024         interrupt-controller;
0025         #interrupt-cells = <1>;
0026 };