Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: "http://devicetree.org/schemas/i2c/qcom,i2c-geni-qcom.yaml#"
0005 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
0006 
0007 title: Qualcomm Geni based QUP I2C Controller
0008 
0009 maintainers:
0010   - Andy Gross <agross@kernel.org>
0011   - Bjorn Andersson <bjorn.andersson@linaro.org>
0012 
0013 allOf:
0014   - $ref: /schemas/i2c/i2c-controller.yaml#
0015 
0016 properties:
0017   compatible:
0018     const: qcom,geni-i2c
0019 
0020   clocks:
0021     maxItems: 1
0022 
0023   clock-names:
0024     const: se
0025 
0026   clock-frequency:
0027     default: 100000
0028 
0029   dmas:
0030     maxItems: 2
0031 
0032   dma-names:
0033     items:
0034       - const: tx
0035       - const: rx
0036 
0037   interconnects:
0038     maxItems: 3
0039 
0040   interconnect-names:
0041     items:
0042       - const: qup-core
0043       - const: qup-config
0044       - const: qup-memory
0045 
0046   interrupts:
0047     maxItems: 1
0048 
0049   pinctrl-0: true
0050   pinctrl-1: true
0051 
0052   pinctrl-names:
0053     minItems: 1
0054     items:
0055       - const: default
0056       - const: sleep
0057 
0058   power-domains:
0059     maxItems: 1
0060 
0061   reg:
0062     maxItems: 1
0063 
0064   required-opps:
0065     maxItems: 1
0066 
0067 required:
0068   - compatible
0069   - interrupts
0070   - clocks
0071   - clock-names
0072   - reg
0073 
0074 unevaluatedProperties: false
0075 
0076 examples:
0077   - |
0078     #include <dt-bindings/interrupt-controller/arm-gic.h>
0079     #include <dt-bindings/clock/qcom,gcc-sc7180.h>
0080     #include <dt-bindings/interconnect/qcom,sc7180.h>
0081     #include <dt-bindings/power/qcom-rpmpd.h>
0082 
0083     i2c@88000 {
0084         compatible = "qcom,geni-i2c";
0085         reg = <0x00880000 0x4000>;
0086         clock-names = "se";
0087         clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
0088         pinctrl-names = "default";
0089         pinctrl-0 = <&qup_i2c0_default>;
0090         interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
0091         #address-cells = <1>;
0092         #size-cells = <0>;
0093         interconnects = <&qup_virt MASTER_QUP_CORE_0 0 &qup_virt SLAVE_QUP_CORE_0 0>,
0094                         <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
0095                         <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
0096         interconnect-names = "qup-core", "qup-config", "qup-memory";
0097         power-domains = <&rpmhpd SC7180_CX>;
0098         required-opps = <&rpmhpd_opp_low_svs>;
0099     };
0100 ...