Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/i2c/aspeed,i2c.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: ASPEED I2C on the AST24XX, AST25XX, and AST26XX SoCs Device Tree Bindings
0008 
0009 maintainers:
0010   - Rayn Chen <rayn_chen@aspeedtech.com>
0011 
0012 allOf:
0013   - $ref: /schemas/i2c/i2c-controller.yaml#
0014 
0015 properties:
0016   compatible:
0017     enum:
0018       - aspeed,ast2400-i2c-bus
0019       - aspeed,ast2500-i2c-bus
0020       - aspeed,ast2600-i2c-bus
0021 
0022   reg:
0023     minItems: 1
0024     items:
0025       - description: address offset and range of bus
0026       - description: address offset and range of bus buffer
0027 
0028   interrupts:
0029     maxItems: 1
0030 
0031   clocks:
0032     maxItems: 1
0033     description:
0034       root clock of bus, should reference the APB
0035       clock in the second cell
0036 
0037   resets:
0038     maxItems: 1
0039 
0040   bus-frequency:
0041     minimum: 500
0042     maximum: 4000000
0043     default: 100000
0044     description: frequency of the bus clock in Hz defaults to 100 kHz when not
0045       specified
0046 
0047   multi-master:
0048     type: boolean
0049     description:
0050       states that there is another master active on this bus
0051 
0052 required:
0053   - reg
0054   - compatible
0055   - clocks
0056   - resets
0057 
0058 unevaluatedProperties: false
0059 
0060 examples:
0061   - |
0062     #include <dt-bindings/clock/aspeed-clock.h>
0063     i2c0: i2c-bus@40 {
0064       #address-cells = <1>;
0065       #size-cells = <0>;
0066       compatible = "aspeed,ast2500-i2c-bus";
0067       reg = <0x40 0x40>;
0068       clocks = <&syscon ASPEED_CLK_APB>;
0069       resets = <&syscon ASPEED_RESET_I2C>;
0070       bus-frequency = <100000>;
0071       interrupts = <0>;
0072       interrupt-parent = <&i2c_ic>;
0073     };