Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: "http://devicetree.org/schemas/gpio/xlnx,zynqmp-gpio-modepin.yaml#"
0005 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
0006 
0007 title: ZynqMP Mode Pin GPIO controller
0008 
0009 description:
0010   PS_MODE is 4-bits boot mode pins sampled on POR deassertion. Mode Pin
0011   GPIO controller with configurable from numbers of pins (from 0 to 3 per
0012   PS_MODE). Every pin can be configured as input/output.
0013 
0014 maintainers:
0015   - Piyush Mehta <piyush.mehta@xilinx.com>
0016 
0017 properties:
0018   compatible:
0019     const: xlnx,zynqmp-gpio-modepin
0020 
0021   gpio-controller: true
0022 
0023   "#gpio-cells":
0024     const: 2
0025 
0026 required:
0027   - compatible
0028   - gpio-controller
0029   - "#gpio-cells"
0030 
0031 additionalProperties: false
0032 
0033 examples:
0034   - |
0035     zynqmp-firmware {
0036         gpio {
0037             compatible = "xlnx,zynqmp-gpio-modepin";
0038             gpio-controller;
0039             #gpio-cells = <2>;
0040         };
0041     };
0042 
0043 ...