Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/display/allwinner,sun4i-a10-display-frontend.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Allwinner A10 Display Engine Frontend Device Tree Bindings
0008 
0009 maintainers:
0010   - Chen-Yu Tsai <wens@csie.org>
0011   - Maxime Ripard <mripard@kernel.org>
0012 
0013 description: |
0014   The display engine frontend does formats conversion, scaling,
0015   deinterlacing and color space conversion.
0016 
0017 properties:
0018   compatible:
0019     enum:
0020       - allwinner,sun4i-a10-display-frontend
0021       - allwinner,sun5i-a13-display-frontend
0022       - allwinner,sun6i-a31-display-frontend
0023       - allwinner,sun7i-a20-display-frontend
0024       - allwinner,sun8i-a23-display-frontend
0025       - allwinner,sun8i-a33-display-frontend
0026       - allwinner,sun9i-a80-display-frontend
0027 
0028   reg:
0029     maxItems: 1
0030 
0031   interrupts:
0032     maxItems: 1
0033 
0034   clocks:
0035     items:
0036       - description: The frontend interface clock
0037       - description: The frontend module clock
0038       - description: The frontend DRAM clock
0039 
0040   clock-names:
0041     items:
0042       - const: ahb
0043       - const: mod
0044       - const: ram
0045 
0046   # FIXME: This should be made required eventually once every SoC will
0047   # have the MBUS declared.
0048   interconnects:
0049     maxItems: 1
0050 
0051   # FIXME: This should be made required eventually once every SoC will
0052   # have the MBUS declared.
0053   interconnect-names:
0054     const: dma-mem
0055 
0056   resets:
0057     maxItems: 1
0058 
0059   ports:
0060     $ref: /schemas/graph.yaml#/properties/ports
0061 
0062     properties:
0063       port@0:
0064         $ref: /schemas/graph.yaml#/properties/port
0065         description: |
0066           Input endpoints of the controller.
0067 
0068       port@1:
0069         $ref: /schemas/graph.yaml#/properties/port
0070         description: |
0071           Output endpoints of the controller.
0072 
0073     required:
0074       - port@1
0075 
0076 required:
0077   - compatible
0078   - reg
0079   - interrupts
0080   - clocks
0081   - clock-names
0082   - resets
0083   - ports
0084 
0085 additionalProperties: false
0086 
0087 examples:
0088   - |
0089     #include <dt-bindings/clock/sun4i-a10-ccu.h>
0090     #include <dt-bindings/reset/sun4i-a10-ccu.h>
0091 
0092     fe0: display-frontend@1e00000 {
0093         compatible = "allwinner,sun4i-a10-display-frontend";
0094         reg = <0x01e00000 0x20000>;
0095         interrupts = <47>;
0096         clocks = <&ccu CLK_AHB_DE_FE0>, <&ccu CLK_DE_FE0>,
0097                  <&ccu CLK_DRAM_DE_FE0>;
0098         clock-names = "ahb", "mod",
0099                       "ram";
0100         resets = <&ccu RST_DE_FE0>;
0101 
0102         ports {
0103             #address-cells = <1>;
0104             #size-cells = <0>;
0105 
0106             fe0_out: port@1 {
0107                 #address-cells = <1>;
0108                 #size-cells = <0>;
0109                 reg = <1>;
0110 
0111                 fe0_out_be0: endpoint@0 {
0112                     reg = <0>;
0113                     remote-endpoint = <&be0_in_fe0>;
0114                 };
0115 
0116                 fe0_out_be1: endpoint@1 {
0117                     reg = <1>;
0118                     remote-endpoint = <&be1_in_fe0>;
0119                 };
0120             };
0121         };
0122     };
0123 
0124 
0125 ...