Back to home page

OSCL-LXR

 
 

    


0001 * Samsung S3C2410 Clock Controller
0002 
0003 The S3C2410 clock controller generates and supplies clock to various controllers
0004 within the SoC. The clock binding described here is applicable to the s3c2410,
0005 s3c2440 and s3c2442 SoCs in the s3c24x family.
0006 
0007 Required Properties:
0008 
0009 - compatible: should be one of the following.
0010   - "samsung,s3c2410-clock" - controller compatible with S3C2410 SoC.
0011   - "samsung,s3c2440-clock" - controller compatible with S3C2440 SoC.
0012   - "samsung,s3c2442-clock" - controller compatible with S3C2442 SoC.
0013 - reg: physical base address of the controller and length of memory mapped
0014   region.
0015 - #clock-cells: should be 1.
0016 
0017 Each clock is assigned an identifier and client nodes can use this identifier
0018 to specify the clock which they consume. Some of the clocks are available only
0019 on a particular SoC.
0020 
0021 All available clocks are defined as preprocessor macros in
0022 dt-bindings/clock/s3c2410.h header and can be used in device
0023 tree sources.
0024 
0025 External clocks:
0026 
0027 The xti clock used as input for the plls is generated outside the SoC. It is
0028 expected that is are defined using standard clock bindings with a
0029 clock-output-names value of "xti".
0030 
0031 Example: Clock controller node:
0032 
0033         clocks: clock-controller@4c000000 {
0034                 compatible = "samsung,s3c2410-clock";
0035                 reg = <0x4c000000 0x20>;
0036                 #clock-cells = <1>;
0037         };
0038 
0039 Example: UART controller node that consumes the clock generated by the clock
0040   controller (refer to the standard clock bindings for information about
0041   "clocks" and "clock-names" properties):
0042 
0043         serial@50004000 {
0044                 compatible = "samsung,s3c2440-uart";
0045                 reg = <0x50004000 0x4000>;
0046                 interrupts = <1 23 3 4>, <1 23 4 4>;
0047                 clock-names = "uart", "clk_uart_baud2";
0048                 clocks = <&clocks PCLK_UART0>, <&clocks PCLK_UART0>;
0049         };