Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/clock/samsung,exynos4412-isp-clock.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Samsung Exynos4412 SoC ISP clock controller
0008 
0009 maintainers:
0010   - Chanwoo Choi <cw00.choi@samsung.com>
0011   - Krzysztof Kozlowski <krzk@kernel.org>
0012   - Sylwester Nawrocki <s.nawrocki@samsung.com>
0013   - Tomasz Figa <tomasz.figa@gmail.com>
0014 
0015 description: |
0016   Clock controller for Samsung Exynos4412 SoC FIMC-ISP (Camera ISP)
0017   All available clocks are defined as preprocessor macros in
0018   dt-bindings/clock/ headers.
0019 
0020 properties:
0021   compatible:
0022     const: samsung,exynos4412-isp-clock
0023 
0024   clocks:
0025     items:
0026       - description: CLK_ACLK200 from the main clock controller
0027       - description: CLK_ACLK400_MCUISP from the main clock controller
0028 
0029   clock-names:
0030     items:
0031       - const: aclk200
0032       - const: aclk400_mcuisp
0033 
0034   "#clock-cells":
0035     const: 1
0036 
0037   power-domains:
0038     maxItems: 1
0039 
0040   reg:
0041     maxItems: 1
0042 
0043 required:
0044   - compatible
0045   - "#clock-cells"
0046   - clocks
0047   - clock-names
0048   - power-domains
0049   - reg
0050 
0051 additionalProperties: false
0052 
0053 examples:
0054   - |
0055     #include <dt-bindings/clock/exynos4.h>
0056     clock-controller@10048000 {
0057         compatible = "samsung,exynos4412-isp-clock";
0058         reg = <0x10048000 0x1000>;
0059         #clock-cells = <1>;
0060         power-domains = <&pd_isp>;
0061         clocks = <&clock CLK_ACLK200>, <&clock CLK_ACLK400_MCUISP>;
0062         clock-names = "aclk200", "aclk400_mcuisp";
0063     };