Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/clock/imx31-clock.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Clock bindings for Freescale i.MX31
0008 
0009 maintainers:
0010   - Fabio Estevam <festevam@gmail.com>
0011 
0012 description: |
0013   The clock consumer should specify the desired clock by having the clock
0014   ID in its "clocks" phandle cell. The following is a full list of i.MX31
0015   clocks and IDs.
0016 
0017         Clock               ID
0018         -----------------------
0019         dummy                0
0020         ckih                 1
0021         ckil                 2
0022         mpll                 3
0023         spll                 4
0024         upll                 5
0025         mcu_main             6
0026         hsp                  7
0027         ahb                  8
0028         nfc                  9
0029         ipg                  10
0030         per_div              11
0031         per                  12
0032         csi_sel              13
0033         fir_sel              14
0034         csi_div              15
0035         usb_div_pre          16
0036         usb_div_post         17
0037         fir_div_pre          18
0038         fir_div_post         19
0039         sdhc1_gate           20
0040         sdhc2_gate           21
0041         gpt_gate             22
0042         epit1_gate           23
0043         epit2_gate           24
0044         iim_gate             25
0045         ata_gate             26
0046         sdma_gate            27
0047         cspi3_gate           28
0048         rng_gate             29
0049         uart1_gate           30
0050         uart2_gate           31
0051         ssi1_gate            32
0052         i2c1_gate            33
0053         i2c2_gate            34
0054         i2c3_gate            35
0055         hantro_gate          36
0056         mstick1_gate         37
0057         mstick2_gate         38
0058         csi_gate             39
0059         rtc_gate             40
0060         wdog_gate            41
0061         pwm_gate             42
0062         sim_gate             43
0063         ect_gate             44
0064         usb_gate             45
0065         kpp_gate             46
0066         ipu_gate             47
0067         uart3_gate           48
0068         uart4_gate           49
0069         uart5_gate           50
0070         owire_gate           51
0071         ssi2_gate            52
0072         cspi1_gate           53
0073         cspi2_gate           54
0074         gacc_gate            55
0075         emi_gate             56
0076         rtic_gate            57
0077         firi_gate            58
0078 
0079 properties:
0080   compatible:
0081     const: fsl,imx31-ccm
0082 
0083   reg:
0084     maxItems: 1
0085 
0086   interrupts:
0087     description: CCM provides 2 interrupt requests, request 1 is to generate
0088       interrupt for DVFS when a frequency change is requested, request 2 is
0089       to generate interrupt for DPTC when a voltage change is requested.
0090     items:
0091       - description: CCM DVFS interrupt request 1
0092       - description: CCM DPTC interrupt request 2
0093 
0094   '#clock-cells':
0095     const: 1
0096 
0097 required:
0098   - compatible
0099   - reg
0100   - interrupts
0101   - '#clock-cells'
0102 
0103 additionalProperties: false
0104 
0105 examples:
0106   - |
0107     clock-controller@53f80000 {
0108         compatible = "fsl,imx31-ccm";
0109         reg = <0x53f80000 0x4000>;
0110         interrupts = <31>, <53>;
0111         #clock-cells = <1>;
0112     };