Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/clock/allwinner,sun9i-a80-apb0-clk.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Allwinner A80 APB0 Bus Clock Device Tree Bindings
0008 
0009 maintainers:
0010   - Chen-Yu Tsai <wens@csie.org>
0011   - Maxime Ripard <mripard@kernel.org>
0012 
0013 deprecated: true
0014 
0015 properties:
0016   "#clock-cells":
0017     const: 0
0018 
0019   compatible:
0020     enum:
0021       - allwinner,sun9i-a80-apb0-clk
0022       - allwinner,sun9i-a80-apb1-clk
0023 
0024   reg:
0025     maxItems: 1
0026 
0027   clocks:
0028     maxItems: 2
0029     description: >
0030       The parent order must match the hardware programming order.
0031 
0032   clock-output-names:
0033     maxItems: 1
0034 
0035 required:
0036   - "#clock-cells"
0037   - compatible
0038   - reg
0039   - clocks
0040   - clock-output-names
0041 
0042 additionalProperties: false
0043 
0044 examples:
0045   - |
0046     clk@6000070 {
0047         #clock-cells = <0>;
0048         compatible = "allwinner,sun9i-a80-apb0-clk";
0049         reg = <0x06000070 0x4>;
0050         clocks = <&osc24M>, <&pll4>;
0051         clock-output-names = "apb0";
0052     };
0053 
0054   - |
0055     clk@6000074 {
0056         #clock-cells = <0>;
0057         compatible = "allwinner,sun9i-a80-apb1-clk";
0058         reg = <0x06000074 0x4>;
0059         clocks = <&osc24M>, <&pll4>;
0060         clock-output-names = "apb1";
0061     };
0062 
0063 ...