Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/clock/allwinner,sun7i-a20-gmac-clk.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Allwinner A20 GMAC TX Clock Device Tree Bindings
0008 
0009 maintainers:
0010   - Chen-Yu Tsai <wens@csie.org>
0011   - Maxime Ripard <mripard@kernel.org>
0012 
0013 properties:
0014   "#clock-cells":
0015     const: 0
0016 
0017   compatible:
0018     const: allwinner,sun7i-a20-gmac-clk
0019 
0020   reg:
0021     maxItems: 1
0022 
0023   clocks:
0024     maxItems: 2
0025     description: >
0026       The parent clocks shall be fixed rate dummy clocks at 25 MHz and
0027       125 MHz, respectively.
0028 
0029   clock-output-names:
0030     maxItems: 1
0031 
0032 required:
0033   - "#clock-cells"
0034   - compatible
0035   - reg
0036   - clocks
0037   - clock-output-names
0038 
0039 additionalProperties: false
0040 
0041 examples:
0042   - |
0043     clk@1c20164 {
0044         #clock-cells = <0>;
0045         compatible = "allwinner,sun7i-a20-gmac-clk";
0046         reg = <0x01c20164 0x4>;
0047         clocks = <&mii_phy_tx_clk>, <&gmac_int_tx_clk>;
0048         clock-output-names = "gmac_tx";
0049     };
0050 
0051 ...