Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-pll1-clk.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Allwinner A10 CPU PLL Device Tree Bindings
0008 
0009 maintainers:
0010   - Chen-Yu Tsai <wens@csie.org>
0011   - Maxime Ripard <mripard@kernel.org>
0012 
0013 deprecated: true
0014 
0015 properties:
0016   "#clock-cells":
0017     const: 0
0018 
0019   compatible:
0020     enum:
0021       - allwinner,sun4i-a10-pll1-clk
0022       - allwinner,sun6i-a31-pll1-clk
0023       - allwinner,sun8i-a23-pll1-clk
0024 
0025   reg:
0026     maxItems: 1
0027 
0028   clocks:
0029     maxItems: 1
0030 
0031   clock-output-names:
0032     maxItems: 1
0033 
0034 required:
0035   - "#clock-cells"
0036   - compatible
0037   - reg
0038   - clocks
0039   - clock-output-names
0040 
0041 additionalProperties: false
0042 
0043 examples:
0044   - |
0045     clk@1c20000 {
0046         #clock-cells = <0>;
0047         compatible = "allwinner,sun4i-a10-pll1-clk";
0048         reg = <0x01c20000 0x4>;
0049         clocks = <&osc24M>;
0050         clock-output-names = "osc24M";
0051     };
0052 
0053   - |
0054     clk@1c20000 {
0055         #clock-cells = <0>;
0056         compatible = "allwinner,sun6i-a31-pll1-clk";
0057         reg = <0x01c20000 0x4>;
0058         clocks = <&osc24M>;
0059         clock-output-names = "pll1";
0060     };
0061 
0062   - |
0063     clk@1c20000 {
0064         #clock-cells = <0>;
0065         compatible = "allwinner,sun8i-a23-pll1-clk";
0066         reg = <0x01c20000 0x4>;
0067         clocks = <&osc24M>;
0068         clock-output-names = "pll1";
0069     };
0070 
0071 ...