Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-mod1-clk.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Allwinner A10 Module 1 Clock Device Tree Bindings
0008 
0009 maintainers:
0010   - Chen-Yu Tsai <wens@csie.org>
0011   - Maxime Ripard <mripard@kernel.org>
0012 
0013 deprecated: true
0014 
0015 properties:
0016   "#clock-cells":
0017     const: 0
0018 
0019   compatible:
0020     const: allwinner,sun4i-a10-mod1-clk
0021 
0022   reg:
0023     maxItems: 1
0024 
0025   clocks:
0026     maxItems: 4
0027     description: >
0028       The parent order must match the hardware programming order.
0029 
0030   clock-output-names:
0031     maxItems: 1
0032 
0033 required:
0034   - "#clock-cells"
0035   - compatible
0036   - reg
0037   - clocks
0038   - clock-output-names
0039 
0040 additionalProperties: false
0041 
0042 examples:
0043   - |
0044     #include <dt-bindings/clock/sun4i-a10-pll2.h>
0045 
0046     clk@1c200c0 {
0047         #clock-cells = <0>;
0048         compatible = "allwinner,sun4i-a10-mod1-clk";
0049         reg = <0x01c200c0 0x4>;
0050         clocks = <&pll2 SUN4I_A10_PLL2_8X>,
0051                  <&pll2 SUN4I_A10_PLL2_4X>,
0052                  <&pll2 SUN4I_A10_PLL2_2X>,
0053                  <&pll2 SUN4I_A10_PLL2_1X>;
0054         clock-output-names = "spdif";
0055     };
0056 
0057 ...