Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
0002 %YAML 1.2
0003 ---
0004 $id: http://devicetree.org/schemas/arm/arm,coresight-etb10.yaml#
0005 $schema: http://devicetree.org/meta-schemas/core.yaml#
0006 
0007 title: Arm CoreSight Embedded Trace Buffer
0008 
0009 maintainers:
0010   - Mathieu Poirier <mathieu.poirier@linaro.org>
0011   - Mike Leach <mike.leach@linaro.org>
0012   - Leo Yan <leo.yan@linaro.org>
0013   - Suzuki K Poulose <suzuki.poulose@arm.com>
0014 
0015 description: |
0016   CoreSight components are compliant with the ARM CoreSight architecture
0017   specification and can be connected in various topologies to suit a particular
0018   SoCs tracing needs. These trace components can generally be classified as
0019   sinks, links and sources. Trace data produced by one or more sources flows
0020   through the intermediate links connecting the source to the currently selected
0021   sink.
0022 
0023   The CoreSight Embedded Trace Buffer stores traces in a dedicated SRAM that is
0024   used as a circular buffer.
0025 
0026 # Need a custom select here or 'arm,primecell' will match on lots of nodes
0027 select:
0028   properties:
0029     compatible:
0030       contains:
0031         const: arm,coresight-etb10
0032   required:
0033     - compatible
0034 
0035 allOf:
0036   - $ref: /schemas/arm/primecell.yaml#
0037 
0038 properties:
0039   compatible:
0040     items:
0041       - const: arm,coresight-etb10
0042       - const: arm,primecell
0043 
0044   reg:
0045     maxItems: 1
0046 
0047   clocks:
0048     minItems: 1
0049     maxItems: 2
0050 
0051   clock-names:
0052     minItems: 1
0053     items:
0054       - const: apb_pclk
0055       - const: atclk
0056 
0057   in-ports:
0058     $ref: /schemas/graph.yaml#/properties/ports
0059     additionalProperties: false
0060 
0061     properties:
0062       port:
0063         description: Input connection from CoreSight Trace bus.
0064         $ref: /schemas/graph.yaml#/properties/port
0065 
0066 required:
0067   - compatible
0068   - reg
0069   - clocks
0070   - clock-names
0071   - in-ports
0072 
0073 unevaluatedProperties: false
0074 
0075 examples:
0076   - |
0077     etb@20010000 {
0078         compatible = "arm,coresight-etb10", "arm,primecell";
0079         reg = <0x20010000 0x1000>;
0080 
0081         clocks = <&oscclk6a>;
0082         clock-names = "apb_pclk";
0083         in-ports {
0084             port {
0085                 etb_in_port: endpoint {
0086                     remote-endpoint = <&replicator_out_port0>;
0087                 };
0088             };
0089         };
0090     };
0091 
0092 ...